

DC Fault Control and High-Speed Switch Design for an HVDC Network Protection Based on Fault-Blocking Converters

Philipp Ruffing ¹, Nils Collath, Christina Brantl ¹, and Armin Schnettler, *Member, IEEE*

Abstract—Future multi-terminal dc networks are envisioned for the large-scale integration of renewable energy sources into today's power systems. An essential aspect for the reliable operation of these systems is the fast and selective dc-side fault handling and separation of faulted lines. The objective of this paper is the development and evaluation of a multi-terminal dc protection strategy based on fault-blocking converters (e.g., full-bridge based modular multi-level converters) and high-speed switches. Both a suitable fault control and a new high-speed switch design for a fast separation of faulted dc lines are elaborated. The novel concept is intended to reduce the requirements on the high-speed switches compared to dc circuit breakers and to ensure a fast restoration of the active power transmission capability, as well as the dc voltage. The fault-clearing strategy is analyzed using electromagnetic transient (EMT) simulations under variation of the fault location, type, and resistance. The investigations are carried out in a cable-based multi-terminal HVdc system with full-bridge modular multi-level converters in symmetrical monopole configuration.

Index Terms—HVdc transmission, fault protection, power system protection, switchgear, PSCAD.

I. INTRODUCTION

WORLDWIDE and in particular in Europe, the progressive integration of renewable energy sources into the production portfolio causes increasing distances between generation and load centers of electric energy. As an example, 50–100 GW of offshore wind power shall be deployed in the North and Baltic Sea until 2030 in order to meet Europe's climate goals [1]. To meet these challenges high voltage direct current (HVDC) systems based on voltage source converters (VSC) are chosen as key components for the reinforcement of today's transmission systems [2]. State-of-the-art VSC-HVDC transmission is based on half-bridge Modular Multilevel Converters

(MMC) primarily operated as point-to-point links. However, studies indicate that multi-terminal HVDC (MTDC) systems can increase the system's availability at lower investment and operational costs [3], [4].

Regardless of the technological, operational and economic motivation for future MTDC networks, several fundamental challenges are still under investigation, including the fast and selective separation of faulted DC lines, e.g., after an insulation breakdown of a cable. The conventional method used in today's point-to-point HVDC systems to clear DC faults on the AC side can result in significant system downtimes [3], which might not be acceptable for HVDC systems with several gigawatts of transmission capacity. Thus, a fast and selective separation of faulted lines is required.

The present focus of research and development to fulfill this requirement is on DC circuit breakers [5]. However, HVDC grid protection systems based on FBC fault blocking converters (FBC) are gaining more attention [5]–[8]. A first application of FBCs will be the German point-to-point system Ultratnet, which is utilizing full-bridge MMCs. In a second stage it will be extended to a three-terminal DC network [6]. Moreover, several concepts of FBCs with reduced power losses compared to FB-MMCs, e.g., mixed cell MMCs and the alternative arm converter (AAC), are under investigation [9].

Due to the fault blocking and fault current controllability of these converters, DC grid protection systems based on FBCs can utilize DC circuit breakers with significantly reduced requirements and footprints [5], [7] or DC high-speed switches¹ (HSS) [6], [8] as fault separation devices at the line ends. For future HVDC networks, especially offshore networks, the component costs of full-size DC breakers as well as the costs associated with their footprint regarding weight and volume and their high-energy air-cored inductors may be a significant part of the total installation costs. Therefore, FBC based protection systems with low footprint HSS can be an alternative to HVDC circuit breakers [10]. This paper investigates the capability and enhances the performance of FBC based protection systems.

Concepts for the separation of faulted line segments in MTDC systems utilizing FBC based protection systems have already been presented in the recent past [5]–[8], [11]. However, the fault control methods used in these studies are adopted from

¹Disconnecting devices with a residual DC current interruption capability.

Manuscript received July 17, 2018; revised October 12, 2018; accepted November 19, 2018. Date of publication November 28, 2018; date of current version January 22, 2019. This work was supported by the European Union's Horizon 2020 program 691714. Paper no. TPWRD-00821-2018. (*Corresponding author: Philipp Ruffing.*)

The authors are with the RWTH Aachen University, 52062 Aachen, Germany (e-mail: ruffing@ifht.rwth-aachen.de; nils.collath@rwth-aachen.de; brantl@ifht.rwth-aachen.de; schnettler@ifht.rwth-aachen.de).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPWRD.2018.2883861

point-to-point systems [5] or are not discussed in detail [6]–[8], [11]. It has been shown that a selective fault control, specifically designed for FBC based protection systems, can reduce the overall fault separation time [12]. However, this method has not been applied to a complete protection system including fault separation devices and grid recovery yet. This selective control is applied, enhanced and investigated in more detail in this contribution.

Another unresolved issue is the identification and analysis of suitable fault separation devices for FBC based protection systems. Recent studies either use mechanical DC circuit breakers with a reduced energy absorption capability [5], transfer breakers [7] or generic HSSs [8], [11]. While the electrical behavior of mechanical DC circuit breakers is analyzed in [5], most contributions consider idealized switching devices, especially when transfer breakers or HSSs are utilized [7], [8], [11]. In this contribution, a new HSS concept is elaborated, which is particularly designed for FBC based protection systems. Whereas the fault separation devices used in other contributions are designed for current interruption under nominal voltage [5], [7], this work elaborates an HSS concept with significantly reduced requirements regarding the switches' voltage rating. Therefore, the fault control method and the protection sequence are optimized to facilitate the use of HSSs with reduced voltage ratings.

Previous investigations primarily focus on faults in effectively grounded bipolar systems [5], [6], [8] and on pole-to-pole faults in monopole systems [7]. Due to the isolated neutral point of symmetric monopole systems, pole-to-ground faults cause an unbalance in the DC pole voltages, which is considered in the design of a fault clearing strategy of this work [11]. Another important aspect in the analysis of DC protection concepts is the evaluation of the impact of DC contingencies on the resulting power outage in the adjacent AC systems [13]. To perform a comprehensive analysis, the entire fault clearing process including the restoration of the AC-side active power is taken into account.

After an outline of the relevant considerations of MTDC fault handling with FBCs and HSSs the main contributions are as follows:

- Design of a comprehensive fault clearing strategy for MTDC networks based on FBCs in combination with HSSs using selective fault control methods [12] including an enhanced recovery process for FBC based networks in symmetric monopole configuration.
- Elaboration of a novel combination of FBCs and medium voltage solid-state switch based HSSs. This includes an adaptation of the FBC based fault clearing sequence to the HSS concept.
- The description of the specific implementation of the fault clearing strategy in an exemplary MTDC system.
- Comprehensive simulation study and evaluation of the proposed concept based on previously defined key performance indicators (KPIs).

All investigations are based on a minimal meshed MTDC offshore network defined in the European Horizon 2020 project PROMOTiON.




Fig. 1. Fault clearing sequence [12].

II. FAULT CLEARING IN MULTI-TERMINAL HVDC SYSTEMS

A. Requirements for MTDC Fault Clearing and KPIs

Future MTDC networks will have several requirements to fulfill under fault conditions. Besides protecting the network's components and ensuring human safety, a main objective of the protection system is to guarantee a stable operation of the AC grids surrounding the DC system [14]. Therefore, HVDC grids necessitate fast, reliable and robust protection systems. Additionally, DC line faults must be cleared selectively to reduce the loss of power transmission capacity. Another criterion for HVDC systems connected to electrically islanded wind parks is the resumption of power transmission after a maximum of 150 ms to prevent the wind turbines from disconnecting from the network [15]. Characteristic values for the evaluation of the overall system behavior in the event of a DC fault are the duration between fault inception and its separation, the duration between fault inception and DC voltage recovery as well as power flow recovery [13]. Consequently, the following KPIs with exemplary values are proposed to assess the protection strategy:

t_{sep} : Fault clearing time until all relevant fault separation devices (here HSSs) are opened.

$t_{P,rec}$: Active power recovery within a $\pm 10\%$ tolerance band of the post-fault steady-state value.

$t_{V,rec}$: DC voltage recovery within a $\pm 15\%$ tolerance band of the nominal DC voltage [16].

B. Fault-Clearing Strategy for MTDC Systems Based on Fault-Blocking Converters

Fig. 1 gives an overview of a DC fault clearing sequence with FBCs. After the occurrence of a DC fault at t_f , traveling waves propagate through the network. The protection relays, located at each DC busbar, detect the fault at t_{det} and initiate the fault handling process of the converters. The fault current flowing through the relevant HSSs can either decay passively, e.g., in case of FBC blocking, or can be reduced actively by controlling of the DC output current to zero (c.f. Section III-A.) [12], [17]. Simultaneously, the fault localization process commences. Protection relays at each line end select the corresponding HSSs on the faulted line. As soon as their opening condition is fulfilled, the HSSs separate the faulted line from the remaining DC network. A possible opening condition is the decay of the current flowing through a selected HSS below a preset




Fig. 2. Control concept for MMCs with fault controlling capability.

interruption current i_{Int} . After the line separation at t_{sep} and a communication time delay, the recovery process of the DC voltage and the active power transmission starts [12].

C. Fault-Blocking HVDC Converters and Converter Controls

Several concepts of fault blocking VSCs for HVDC applications have been proposed in the past. The most established design is the Modular Multilevel Converter based on full-bridge submodules, which is used for the investigations of this work. However, the proposed protection concept could be applied to other FBCs like the Alternative Arm Converter (AAC) or mixed cell MMCs as well [9].

In contrast to fault feeding converters, which typically comprise half-bridge submodules based on two IGBTs, full-bridge submodules comprise four IGBTs. Therefore, the converter can block during DC faults and interrupt the fault current contribution from the AC to the DC system. Since most FBCs are able to set their DC voltage freely within their limits of $v_{DC} = [-V_{max}; V_{max}]$, even during a DC fault, these converters can actively control their DC output current by adjusting the DC voltage [12], [17], [18].

D. Converter Control

A brief overview of the control concept of an MMC with fault blocking and controlling capability is depicted in Fig. 2. The control used in this paper is divided into an AC, a DC and an internal current control. The AC (grid) control is based on a cascaded vector control proposed by CIGRÉ WG B4.57 [19]. Depending on the reference orders (P , V_{dc} , Q and V_{ac}) the outer loop generates the reference currents of the current control, the inner loop, which generates the reference AC voltage of the converter e_{ac}^* . The DC control regulates the power transferred through the converter via v_{DC}^* and ensures that the total amount of energy stored within the converter remains constant. An even distribution of the stored energy over all arms of the converter is ensured by the internal current control v_z^* , which comprises an inner current control and a horizontal




Fig. 3. Illustration of a selective fault current control.

and vertical energy balancing control as outer loop [20]. These three reference voltages determine the arm reference voltages of the converter. Based on these, firing signals for the IGBTs of the submodules are generated by a nearest level modulation (NLM) algorithm [19]. A capacitor balancing algorithm (CBA) ensures an even capacitor voltage distribution within each arm [19]. The overall control concept is illustrated in Fig. 2.

III. DC FAULT CONTROL

In case of a DC fault, the simplest approach to interrupt the fault current contribution from the AC to the DC side is to block the converter by blocking all its power electronic switching devices. Even though this method minimizes the energy input into the DC grid, a major drawback is that reactive power cannot be supplied continuously to surrounding AC systems in STATCOM operation mode [6], [12], resulting in a temporary stop in reactive power transmission [13]. In contrast to converter blocking, most FBC can actively regulate their DC current to zero by adjusting the DC output voltage in case of a fault [6], [12], [17], [18]. Due to the continuous operation, the converters can maintain their STATCOM function during DC-side faults.

A. Active Fault Current Reduction

As depicted in Fig. 2, the DC fault control substitutes the total energy balancing of the DC control in case of a DC fault. Since the DC voltage and active power transfer are now controlled via the DC fault control, the direct component of the AC reference current i_d^* can be used to control the total energy of the converter. If an HSS is selected to be opened, it is beneficial to selectively control the fault current through this HSS to zero. Thereby, the HSS current is reduced faster and the faulted line can be separated earlier [12].

The principle of the selective fault current control is illustrated in Fig. 3. ① After fault detection, the converter controls its terminal current i_T to zero. ② If a fault is localized on a line connected directly to a converter's busbar, this converter changes its fault control mode to line current control (here i_{L2}). The current through the relevant HSS is selected as input of the line current control. Once the opening condition of the HSS is fulfilled, it is triggered to separate the faulted line from the rest of the grid.

B. Recovery Method

In a DC grid in symmetrical monopole configuration, a pole-to-ground (PG) fault can result in a significant overvoltage up




Fig. 4. Comparison of voltage imbalance after an exemplary PG fault without discharge (left) and with discharge (right) of the dc-grid.

to twice the nominal voltage on the unaffected pole while the potential of the faulted pole is close to zero [11]. Even if the potential of the unaffected pole remains at its nominal level $v_{DC,nom}$, due to fast protection actions or an overvoltage control, the imbalance between the poles causes an overvoltage at the unaffected pole during DC voltage restoration, as shown in Fig. 4 (left) for a PG fault on the positive pole.

To avoid such overvoltages and accelerate the system's performance regarding the DC voltage KPI (c.f. Section II-A.) an active discharge of the healthy pole is proposed. In contrast to passive discharge methods [11], which do not support a continuous operation of the converters, the DC terminal pole-to-pole voltage $v_{T,PP}$ is controlled to zero by adjusting v_{DC}^* [12]. The total energy balancing is still controlled via the AC reference current i_d^* during this operation. The effect of discharging the healthy DC pole prior to grid restoration is depicted in Fig. 4 (right). The overvoltage on the healthy pole N as well as the voltage restoration time can be significantly reduced by this method.

IV. NOVEL DC HIGH-SPEED SWITCH CONCEPT

After limiting the DC fault current on the affected line by controlling the FBCs, the current has to be interrupted by a residual current breaking device. Moreover, the faulted line segment has to be isolated from the rest of the DC network.

A. Requirements

Three main requirements are identified for high-speed switches, which are used as fault separation devices in combination with FBCs:

- A residual current must be interrupted rapidly to accelerate the fault clearing process and to minimize the influence of a DC-side fault on the active power transmission at the AC points of common coupling (PCC). Hence, the switch must provide a counter voltage, which is large enough to force the residual DC current to zero.
- The switch must withstand the transient interruption voltage (TIV) and absorb the stored residual energy of the circuit.
- After interruption, the HSS must build up an insulation capability against the full nominal DC voltage.




Fig. 5. Example of a solid-state based high-speed switch.

B. High-Speed Switch Design

To enable a rapid residual (DC) current interruption, an active switching device is required. The fastest interruption can be achieved by solid-state switches (SSW) such as IGBTs or IGCTs [21], [22]. This HSS design is depicted in Fig. 5. However, fast mechanical DC circuit breakers could be utilized as well. In this paper, the SSWs comprise two antiparallel strings of n IGCT modules connected in series, to enable a bidirectional current interruption capability. While power electronic DC circuit breakers must be able to interrupt the full fault current, the SSW in this application only has to conduct the fault currents and interrupt a much lower residual current, since the fault current is actively reduced by the FBCs. As a result, the requirements regarding energy absorption during the switching process and the TIV withstand capability are significantly lower compared to a full-scale DC circuit breaker. To limit the maximum TIV over the SSW a surge arrester is placed in parallel.

To isolate faulted lines the usage of an Ultra-Fast Disconnecter (UFD) is proposed [23]. In an UFD a multi-segmented contact system driven by electromagnetic actuators in an SF_6 switching chamber enables a rapid switching process [23], [24]. Prototypes of this switch are able to isolate a DC voltage of $v_{UFD} = 320$ kV within approximately $t_{open} = 2$ ms [23]. However, the safe current interruption capability of a UFD is very limited (e.g., $i_{UFD,int} < 1$ A) [23]. Once the UFD opens, it isolates the full voltage across the HSS. It should be noted that as long as the surge arrester is conducting, current flows through the UFD, which might exceed its current switching capability and thus prevent the UFDs from opening safely. In this case, the opening of the UFD must be delayed until the current through the surge arresters has decayed. Accordingly, when designing the HSS, the relationship between the current-voltage characteristic of the surge arrester and the maximum blocking voltage of the SSW must be considered.

C. Adaption of the Fault-Clearing Sequence to the HSS

The overall fault clearing sequence, which is designed for the HSS concept, is illustrated in Fig. 7. In addition to the sequence described in Section III-A., the HSS opening condition $i_{HSS} < I_{Thres}$ is added to the sequence. During the operation of the HSS, the voltage across the SSW should be limited to ensure that no current is flowing through the surge arrester and the UFD can open. The opening condition for the UFD should be smaller




Fig. 6. MTDC network model with an exemplary fault at Line 12%-50%.

TABLE I
CONVERTER SETTINGS

Converter Station Parameter		Setting
Rated power	S_r	1265 MVA
Rated active power	P_r	1200 MW
Rated DC pole voltage	$V_{dc,r}$	± 320 kV
Rated AC voltage converter	$V_{ac,conv}$	350 kV
Arm inductance	L_s	42 mH
Number of submodules per arm	n_{sm}	350
Rated submodule voltage	$V_{sm,r}$	1.9 kV
Submodule capacitor	C_{sm}	8.8 mF
Output converter inductance	L_{DC}	10 mH

V. INVESTIGATED HVDC SYSTEM AND MODEL DESCRIPTIONS

Fig. 6 gives an overview of the investigated MTDC network, which was designed for DC fault studies in the PROMOTioN project. The model includes four MMCs, cables and switching devices as well as 400 kV AC sources representing a strong transmission grid and 66 kV AC sources representing wind power plants, which are connected to the offshore converters via transformers. All transient simulations are carried out in PSCAD|EMTDC with a time step of $\Delta t = 20 \mu s$.

The transmission lines are modeled using a *Frequency Dependent Phase Model*. The cables are parametrized according to state-of-the-art 320 kV XLPE submarine cables with metallic screen. Assuming that the sheath and armor are regularly grounded, the concentric conductors of the cable are eliminated mathematically in the model. In contrast to MTDC networks protected by fast DC circuit breakers, no line inductances are needed for fault current limitation and selectivity.

A. Converter Model

All four converters are modeled as full-bridge MMCs in monopolar configuration. They are grounded via a high impedance star point reactor with $L_{Star} = 5000$ H and $R_{Star} = 5000 \Omega$ [19]. The most relevant parameters of the converter stations are summarized in Table I. Each converter is modeled using a *Type 4 Detailed Equivalent Circuit Model* [19], in which all individual submodule switching states and capacitor voltages are represented. Therefore, the model is appropriate for DC fault studies [19].

B. HSS Model and Design

The HSS is modeled according to Fig. 5. The UFD is represented by an ideal switch, which is able to interrupt, if the current flowing through the device is smaller than $i_{UFD,int} = 1$ A and its contact voltage is smaller than $v_{UFD,int} = 4.8$ kV [23]. The opening time of the UFD, including a communication delay, is $\Delta t_{UFD} = 2.5$ ms [23].

The dimensioning of the SSW depends on the required fault separation time. The shorter the permissible separation time, the higher the DC current interruption capability of the SSW must be. Since the amplitude of the interrupted DC current correlates with the TIV and the amount of energy, which needs




Fig. 7. Flow chart diagram of the fault clearing sequence.

than its safe interruption current (here $i_{UFD} < 0.5$ A). Therefore, a switch voltage control is proposed, which actively limits the SSW voltage by adjusting the DC reference voltage of the upper and lower arms $v_{DC,P}^*$ and $v_{DC,N}^*$. This control is realized with a PI controller, as illustrated in Fig. 7. After the UFD is open, the control switches back to terminal current control. If the converter receives a restart signal, the recovery process described in Section III-B. commences. The restart signal could be based on local measurements or provided by a central grid control. Within this paper, a central communication unit, which is described in Section V-E., initiates the restart sequence.

VI. SIMULATION RESULTS

First, an exemplary fault scenario is presented and discussed to demonstrate the fault clearing process. Therefore, a low impedance PG fault in the middle of line 12 is presented. A PG fault is chosen for the demonstration since this type is considered significantly more frequent than PPG faults for cable systems. Moreover, it represents the critical fault scenario for symmetric monopole configurations with regard to DC voltage imbalance and DC overvoltages [11].

A. Exemplary Fault

Fig. 9 shows the DC output voltage and current as well as the AC side active and reactive power flow of all four converters. The PG fault occurs at $t_F = 0$ ms causing a voltage collapse on the positive pole across the entire DC network. Hence, all converters feed into the grid until the fault is detected and the fault clearing strategy commences. First, all converters reduce their DC output current to zero using the terminal current control. As soon as the fault is located, C1 and C2 switch to line current control of L12, which causes the rise in their DC output currents. At $t_{sep,L12} = 18$ ms the faulted line L12 is separated by all four HSSs.

After fault separation at C2 and a subsequent communication delay of $t_{delay} = 5$ ms the recovery sequence commences. As part of the recovery sequence, the DC grid is discharged by all converters to $|v_{DC,P} + v_{DC,N}| < 0.15 V_{dc,r}$ before the voltage and power flow recovery is initiated. During the fault, all converters continue to provide reactive power to the adjacent AC grids. The active power flow is considered to be recovered at all converter stations after $t_{rec,P} = 100$ ms. Due to the line discharge (c.f. Section III-B.), the voltage recovers to the defined $\pm 15\%$ tolerance band within $\Delta t_{discharge} = 108$ ms. However, since the remaining balancing takes place via the high impedance grounding of the converters, the DC voltage takes hundreds of milliseconds until the imbalance recedes completely.

Fig. 10 shows the voltages across and currents through HSS_{12,P} and HSS_{12,N} as well as the control mode changes of converter C₁ during the fault clearing process. First, a significant current increase on the positive pole is observed following the fault inception, caused by the discharge of the cable capacitances. After fault detection, the converter operates in line current zero control with the control value i_{T1} ①. Subsequently, the relays of line L12 localize the fault and the fault control mode of C1 changes to line current zero control with the control value $i_{ine,12}$ ②. Caused by the line discharge process as well as the line current control of the converter C1 the current through the HSS is reduced below $I_{Thres} = 100$ A. Once this is detected by the line relay L12, the switches SSW_{12,P;N} open and the fault control changes to switch voltage control with the control value $v_{HSS,12}$ ③. Caused by the current interruption, TIVs occur across the SSWs. These are limited by the surge arresters and subsequently suppressed by the switch voltage control. Since the HSS current is very close to zero, the UFDs open. After the UFDs' opening delay of $t_{UFD} = 2.5$ ms the voltage appears across the UFDs.




Fig. 9. (a) DC voltage, (b) DC current, and (c) active/reactive power at the AC-PCCs of all four converters for an exemplary PG fault.

After the line relay receives the open-states of the UFDs, the control switches back to terminal current zero control ④. Once the DC grid controller receives the open-status of both HSSs, it sends the restart signal to the converters. Since this is a PG fault, the converter C1 first discharges the grid via the terminal voltage zero control ⑤ until $|v_{DC,P} + v_{DC,N}| < 0.15 V_{dc,r}$ before the voltage recovery process commences.

B. Overall Simulation Results, KPI Analysis, and Parameter Variation

To evaluate the protection strategy, the defined KPIs are evaluated for all fault scenarios described in Section V-C. Fig. 11




Fig. 10. Current and voltage stress of HSS12 for exemplary PG fault.




Fig. 11. Current flow through HSSs for all fault locations during all faults with the base case parameters; switching instances indicated by (x).

depicts the fault current through the HSSs of the positive and negative poles as well as the separation times of the respective UFDs for all fault scenarios with $R_F = 0.1 \Omega$. All switches trip within a time frame of $t_{sep} = 15 \dots 31$ ms after fault inception. The highest fault currents occur for faults in direct proximity to converter C1 (fault locations: L12-0, L13-0, L14-0), as three cables are connected to this terminal. The maximum current flowing through the HSSs is $I_{HSS,max} = 25.7$ kA. Since these high surge currents only need to be conducted, but not interrupted by the SSWs, the usage of IGBTs, which have very high on-state surge current capabilities, is feasible. Alternatively, a parallel connection of state-of-the-art StakPack⁴ IGBTs, similar to the load commutation switch of a hybrid DC breaker [25], can be suitable as well. If a reduction of the HSS surge current is required, fault current limiting reactors can be inserted in series with the HSSs.

An overview of the defined KPIs and the surge arrester energy under variation of the fault resistance is summarized in Fig. 12(a). The maximum values of the KPIs are: Fault separation $t_{sep,max} = 41$ ms, power recovery $t_{P,rec,max} = 129$ ms

⁴Based on a correspondence with ABB Switzerland Ltd. an on-state surge current capability of approximately $I_{ON,Surge} \approx 4 \cdot I_n$ is assumed.




Fig. 12. Maximum and averaged KPIs and surge arrester energy under variation of (a) the fault resistance R_F , (b) the SSW voltage v_{SSW} , and (c) the current interruption threshold I_{Thres} (base case: $R_F = 0.1 \Omega$, $v_{SSW} = 15$ kV and $I_{Thres} = 100$ A).

and voltage recovery $t_{V,rec,max} = 153$ ms. Up to fault resistance of $R_F = 10 \Omega$, the KPIs improve with an increasing fault resistance, since the increased damping of the fault current loop reduces the overshoot of the HSS current. Hence, the HSSs separate the faulted line earlier. The reduced separation time also causes a small reduction of the recovery times for higher high-impedance faults. The maximum absorbed energy of the HSS surge arrester is $E_{SA,max} = 13$ kJ and occurs during a low-impedance fault, which can be explained by the minimal damping as well.

In case of high-impedance faults (here $R_F = 50 \Omega$), the fault separation time and consequently the power restoration time increase, due to the delayed fault detection and the reduced discharge of the DC grid through the high-impedance fault location. In this case, the line current and the DC grid voltage is almost completely reduced by the FBCs. To achieve the reduction of the line current, the cable capacitances are discharged by the converters. The converters discharge the positive and negative pole equally. Hence, the need for the active discharge of the healthy pole (c.f. III.B.) and the voltage recovery time is reduced. In case of even higher fault impedances, the separation time and power restoration time do not increase further, since the grid discharge is almost completely realized via the converters.

The influence of the SSW voltage on the KPIs of all fault scenarios is illustrated in Fig. 12(b). An increase in the SSW voltage slightly reduces the KPIs but has a significant influence on the energy dissipated in the HSS's surge arresters. The increase of the HSS voltage enables a fast current interruption. Hence, less energy is dissipated in the switches surge arresters.

Fig. 12(c) depicts the variation of the current interruption threshold I_{Thres} . It is shown that an increase of I_{Thres} , which causes the HSSs to open earlier, does not automatically result in an overall reduction of the KPIs. This is caused by the correlation between the HSS counter voltage and the interrupted current, which is explained in Section IV-B. Consequently, the energy dissipated in the surge arresters increases with the interrupted current. On the contrary, the current interruption threshold should not be too small, since the time to control the HSS current below I_{Thres} would increase significantly [12]. For the HSS base configuration of this work, a threshold of I_{Thres} 100 A provides a relatively low level of dissipated energy and a short overall fault clearing time.

To evaluate the stress imposed on the converters during fault clearing, the maximum arm currents and capacitor voltages are observed during all investigated fault scenarios. The maximum converter arm current is $i_{arm,max} = 2.7$ kA and the maximum submodule voltage is $v_{c,max} = 2.47$ kV, which are factor 1.23 and 1.2 of their maximum peak values during normal operation. Thus, it is concluded that the proposed fault clearing strategy does not stress the converters beyond their limits if the fault control is designed well.

VII. CONCLUSION

Within this paper, a protection concept for the separation of faulted lines in multi-terminal HVDC systems based on fault blocking converters is elaborated and analyzed in a meshed HVDC network in symmetrical monopole configuration. It is shown that an HSS especially designed for the application, which has significantly reduced requirements on its DC current interruption capability and counter voltage compared to full-scale DC breakers, is sufficient for the separation of faulted DC lines. An advantage of the concept is that no additional line reactors are required as part of this fault clearing strategy, since the HSS only have to conduct, but not switch the high fault currents. The simulation results indicate that an HSS based on a combination of a solid-state switch (e.g., a series connection of three IGBTs) and an ultra-fast disconnecter is well suited as HSS for the isolation of faulted line segments.

Current regulations and standards do not include specified constraints regarding the power flow recovery time after DC faults, besides that the AC system stability shall not be endangered. For the connection of offshore wind farms a maximum outage of the DC network of 150 ms shall not be exceeded [15]. The investigated protection concept fulfills this requirement. The protection strategy does not cause blocking of the converters, but a temporary stop in active power at the AC-PCCs (in this network $\Delta t_{p,rec} < 129$ ms), while reactive power can be controlled continuously [13]. The impact on the AC system stability of a temporary stop strongly depends on its strength and the total transmission capacity of the DC system. As long as this temporary stop in active power does not endanger the AC system's stability, it is concluded that the protection strategy presents a viable alternative to protection concepts based on DC circuit breakers.

REFERENCES

- [1] A. Nghiem and I. Pineda, "Wind energy in Europe: Scenarios for 2030," in *Proc. Wind Europe*, Brussels, Belgium, 2017, pp. 19–21.
- [2] ENTSO-E, "Ten-year network development plan 2016 - Executive report," in *Proc. ENTSO-E*, Brussels, Belgium, 2016, pp. 42–61.
- [3] D. van Hertem, O. Gomis-Bellmunt, and J. Liang, "DC fault phenomena and DC grid protection," in *IEEE Press Series on Power Engineering, HVDC Grids: For Offshore and Supergrid of the Future*, D. van Hertem, O. Gomis-Bellmunt, and J. Liang, Eds., 1sted. Hoboken NJ, USA: Wiley, 2016, pp. 345–370.
- [4] G. Chaffey and T. C. Green, "Low speed protection methodology for a symmetrical monopolar HVDC network," in *Proc. 13th IET Int. Conf. AC DC Power Transm.*, Manchester, U.K., Feb. 2017, pp. 1–6.
- [5] D. Jovicic, W. Lin, S. Nguetuef, and H. Saad, "Low-energy protection system for DC grids based on full-bridge MMC converters," *IEEE Trans. Power Del.*, vol. 33, no. 4, pp. 1934–1943, Aug. 2018.
- [6] J. Dorn *et al.*, "Full-bridge VSC: An essential enabler of the transition to an energy system dominated by renewable sources," in *Proc. IEEE Power Energy Soc. Gen. Meeting*, Boston, MA, USA, Jul. 2016, pp. 1–5.
- [7] G. Chaffey and T. C. Green, "Reduced DC circuit breaker requirement on mixed converter HVDC networks," in *Proc. IEEE Eindhoven PowerTech*, Eindhoven, The Netherlands, Jun. –Jul., 2015, pp. 1–6.
- [8] Petino *et al.*, "Application of multilevel full bridge converters in HVDC multiterminal systems," *IET Power Electron.*, vol. 9, no. 2, pp. 297–304, Feb. 2016.
- [9] T. H. Nguyen, K. A. Hosani, M. S. ElMoursi, and F. Blaabjerg, "An overview of modular multilevel converters in HVDC transmission systems with STATCOM operation during pole-to-pole DC short circuits," *IEEE Trans. Power Electron.*, to be published, doi: 10.1109/TPEL.2018.2862247.
- [10] X. Kong and H. Jia, "Techno-economic analysis of SVC-HVDC transmission system for offshore wind," in *Proc. Asia-Pac. Power Energy Eng. Conf.*, Wuhan, China, Mar. 2011, pp. 1–5.
- [11] R. Dantas *et al.*, "Progressive fault isolation and grid restoration strategy for MTDC networks," *IEEE Trans. Power Del.*, vol. 33, no. 2, pp. 909–918, Apr. 2018.
- [12] P. Ruffing, C. Brantl, C. Petino, and A. Schnettler, "Fault current control methods for multi-terminal DC systems based on fault blocking converters," in *Proc. 14th Int. Conf. Developments Power System Protection*, Belfast, UK, Mar. 2018, pp. 871–875.
- [13] CENELEC/TC 8X - WG06, "HVDC grid systems - Guideline and parameter lists for functional specifications," in *Proc. CENELEC*, Brussels, Belgium, 2018, pp. 37–54.
- [14] W. Leterme and D. van Hertem, "Classification of fault clearing strategies for HVDC grids," in *Proc. CIGRÉ Symp.*, Lund, Sweden, May 2015, pp. 1–10.
- [15] *Technische Regeln für den Anschluss von HGÜ-Systemen und ber HGÜ-Systeme angeschlossene Erzeugungsanlagen*, VDE-AR-N 4131, 2018.
- [16] ENTSO-E, "Commission Regulation (EU) 2016/1447: Establishing a network code on requirements for grid connection of high voltage direct current systems and direct current-connected power park modules," in *Proc. Eur. Commission*, Brussels, Belgium, Aug. 2016, pp. 12–16.
- [17] S. Wenig, M. Goertz, J. Prieto, M. Suriyah, and T. Leibfried, "Effects of DC fault clearance methods on transients in a full-bridge monopolar MMC-HVDC link," in *Proc. IEEE Innovative Smart Grid Technol. - Asia*, Melbourne, Australia, Nov. 2016, pp. 850–855.
- [18] M. Stumpe, P. Ruffing, P. Wagner, and A. Schnettler, "Adaptive single-pole autoreclosing concept with advanced DC fault current control for full-bridge MMC VSC systems," *IEEE Trans. Power Del.*, vol. 33, no. 1, pp. 321–329, Feb. 2018.
- [19] CIGRÉ Working Group B4.57, *Brochure 604 - Guide for the Development of Models for HVDC Converters in a HVDC Grid*. Paris, France: CIGRÉ, 2014.
- [20] C. Hahn, M. Burkhardt, and M. Luther, "Control design for grid and energy/balancing controllers of modular multilevel converter based VSC HVDC systems," in *Proc. 7th Workshop Control Modeling Power Electron.*, Trondheim, Norway, Jun. 2016, pp. 1–8.
- [21] ABB, *Asymmetric integrated gate commutated thyristor - 5SHY 55L4500*. 2013. [Online]. Available: <https://search-ext.abb.com/library/Download.aspx?DocumentID=5SYA1243&LanguageCode=en&DocumentPartId=&Action=Launch>. Accessed on: Jun. 21, 2018.

- [22] ABB, *Stak Pak IGBT module - 5SNA 3000K452300*. 2017. [Online]. Available: <http://search.abb.com/library/Download.aspx?DocumentID=5SYA%201450&LanguageCode=en&DocumentPartId=&Action=Launch>. Accessed on: May 28, 2018.
- [23] P. Skarby and U. Steiger, "An ultra-fast disconnecting switch for a hybrid HVDC Breaker – a technical breakthrough," in *Proc. CIGRÉ Canada Conf.*, Calgary, Canada, Sep. 2013, pp. 1–8.
- [24] CIGRÉ Jointed Working Group A3/B4.34, *Brochure 683 - Technical Requirements and Specifications of State-of-the-Art HVDC Switching Equipment*. Paris, France: CIGRÉ, 2017.
- [25] A. Hassanpoor, J. Hafner, and B. Jacobson, "Technical assessment of load commutation switch in hybrid HVDC breaker," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5393–5400, Oct. 2015.
- [26] R. Derakhshanfar, T. U. Jonsson, U. Steiger, and M. Habert, "Hybrid HVDC breaker – Technology and applications in point-to-point connections and DC grids," in *Proc. CIGRÉ Session*, Paris, Aug. 2014, pp. 1–11.



Philipp Ruffing was born in Saarbrücken, Germany, in 1990. He received the B.Sc. and M.Sc. degrees in electrical engineering, in 2013 and 2015, respectively, from RWTH Aachen University, Aachen, Germany, where he is currently working toward the Doctoral degree.

He is currently a Research Assistant with the Institute for High Voltage Technology, RWTH Aachen University. His research interest focuses on control and protection of VSC HVdc systems. He is a member of the CIGRÉ.



Nils Collath was born in Sulingen, Germany, in 1993. He received the B.Sc. and M.Sc. degrees in electrical engineering from RWTH Aachen University, Aachen, Germany, in 2015 and 2018, respectively.

He is currently a Project Engineer with the Energy Products division of Tesla.



Christina Brantl was born in Ratingen, Germany, in 1989. She received the B.Sc. and M.Sc. degrees in business administration and engineering, with a major in electrical power engineering, in 2012 and 2015, respectively, from RWTH Aachen University, Aachen, Germany, where she is currently working toward the Doctoral degree. She is currently a Research Assistant with the Institute for High Voltage Technology, RWTH Aachen University. Her research interest focuses on control and protection of VSC HVdc systems. She is a member of VDE and CIGRÉ.



Armin Schnettler (M'17) was born in Hagen, Germany, in 1963. He received the Diploma degree in 1988 and the Doctoral degree in electrical engineering in 1992 from the University of Dortmund, Dortmund, Germany. Between 1992 and 2000, he worked in different positions with the ABB Group as an Expert and Manager in Corporate Research, System Consultancy, but also as a Member of the management team of a business area based in Zurich, Switzerland. In 2001, he became the Director of the Institute for High Voltage Technology, RWTH

Aachen University. Between 2003 and 2013, he was appointed the Managing Director of the Research Association for Power Systems and Power Economics (FGH e.V.), Mannheim, Germany. Since 2013, he is, in addition to his tasks as a Full Professor with RWTH Aachen University, the Head with the Research in Energy and Electronics at Siemens Corporate Technology, Munich, Germany.

His main research areas include insulating systems and diagnosis, HV equipment and sub-stations, and sustainable power systems. He is a Member of the VDE, CIGRÉ, IEC, and other national/international organizations.