



Deliverable 6.5 – Low Voltage Hardware Demonstrators of DC CBs

PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

Mail info@promotion-offshore.net

Web www.promotion-offshore.net

This result is part of a project that has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 691714.

Publicity reflects the author's view and the EU is not liable of any use made of the information in this report.

DOCUMENT INFO SHEET

Document Name: Hardware prototypes of DC CBs
Responsible partner: University of Aberdeen
Work Package: WP 6
Work Package leader: Dragan Jovcic
Task: 6.5
Task leader: Dragan Jovcic and Mohammadhassan Hedayati

DISTRIBUTION LIST

APPROVALS

	Name	Company
Validated by:	Benjamin Baum	DNV GL
Validated by:		
Task leader:	Dragan Jovcic and Mohammadhassan Hedayati	University of Aberdeen
WP Leader:	Dragan Jovcic	University of Aberdeen

DOCUMENT HISTORY

Version	Date	Main modification	Author
1.0			
2.0			

WP Number	WP Title	Person months	Start month	End month
6	HVDC circuit breaker performance characterization	178	1	48

Deliverable Number	Deliverable Title	Type	Dissemination level	Due Date
6.5	Develop kW-size hardware models for hybrid and mechanical DC CB	Report	Public	M36



LIST OF CONTRIBUTORS

Work Package and deliverable involve a large number of partners and contributors. The names of the partners, who contributed to the present deliverable, are presented in the following table.

PARTNER	NAME
University of Aberdeen	Dragan Jovicic, Mohammadhassan Hedayati, Mehrtash Azizian, Mario Zaja, Stefan Kovacevic



CONTENT

- Document info sheet..... 2**
 - Distribution list 2
 - Approvals 2
 - Document history 2
- List of Contributors..... 3**
- Content..... 4**
- Summary 10**
- Abbreviations 11**
- 1 Introduction..... 12**
 - 1.1 Background 12
 - 1.2 Motivation 12
 - 1.3 Test circuit design and implementation 14
 - 1.4 Hybrid DC CB prototype design and implementation 14
 - 1.5 Mechanical DC CB prototype design and implementation 15
- 2 Test circuit design and implementation..... 16**
 - 2.1 Introduction 16
 - 2.2 Circuit Topology..... 16
 - 2.3 Capacitor bank calculation: 17
 - 2.4 Load bank calculation: 18
 - 2.5 TEST CIRCUIT OPERATION AND REFERENCE VOLTAGE SELECTION..... 18
 - 2.6 Chopper control block diagram..... 20



PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 691714.

- 2.7 Control circuit diagram..... 21
 - 2.7.1 Digital signal processing (DSP) 21
 - 2.7.2 Control Panel 21
 - 2.7.3 Voltage sensing card 22
 - 2.7.4 Current sensing card 23
 - 2.7.5 Current Sensor used for measuring Idc:..... 24
 - 2.7.6 Current Sensor used for measuring ICB:..... 24
 - 2.7.7 Current Sensor used for fault current limiting: 24
 - 2.7.8 Fault Detecting Circuit 24
 - 2.7.9 Interface board 1 (INT1) 25
 - 2.7.10 Interface board 2 (INT2) 25
 - 2.7.11 Fault initiation circuit 25
 - 2.7.12 ADC over voltage protection..... 26
- 2.8 Transformer and diode bridge rectifier (DBR) 26
- 2.9 Inrush current limiting (ICL) and protection 27
 - 2.9.1 Inrush current limiting 27
 - 2.9.2 Protection..... 27
 - 2.9.3 PSCAD simulation Results 28
- 2.10 Test circuit experimental results 31
- 3 IGBT based hybrid DC CB 34**
 - 3.1 Hybrid DC CB circuit configuration 34
 - 3.2 Hybrid DC CB operations 35
 - 3.2.1 Closing operation..... 35



- 3.2.2 Opening Operation 36
- 3.3 Ultra-fast Disconnecter (UFD) 37
 - 3.3.1 UFD operation principles and construction 38
 - 3.3.2 UFD electromechanical modeling 39
 - 3.3.3 UFD Power Supply 40
 - 3.3.4 Position measurement 41
 - 3.3.5 Experimental results 42
 - 3.3.6 Improving Opening Speed Using Electromagnetic Braking 43
 - 3.3.7 Improving Opening Speed Using rubber dampers 45
 - 3.3.8 Operating cycle time-constraints 46
- 3.4 Load Commutation switch (LCS) T₁ 47
- 3.5 Main breaker switch T₂ 47
- 3.6 Energy absorber 48
- 3.7 Series inductor L_{dc} 48
- 3.8 Residual Switch S₂ 49
- 3.9 DC CB Controller 49
 - 3.9.1 Interface boards (INT1 and INT2) 50
 - 3.9.2 S2 and S1 driver board 50
 - 3.9.3 Feedbacks and self-protection 50
- 3.10 Energy balancing implementation 51
- 3.11 Experimental verification 51
 - 3.11.1 Testing the DC CB for rated fault current (900V and 500A) with conventional control 52
 - 3.11.2 DC CB Operation at low current 53



- 3.11.3 DC CB operation with different values of L_{dc} ($7mH$) 54
- 3.11.4 DC CB reclosure operations 55
- 3.11.5 Testing the hybrid DC CB with the new UFD voltage control method and fault current limiting 58
- 4 Mechanical DC CB demonstrator..... 60**
- 4.1 introduction 60
- 4.2 Design requirements 60
- 4.3 demonstrator Mechanical DC CB topology 60
- 4.4 operating sequence 61
 - 4.4.1 Closing..... 61
 - 4.4.2 Opening 61
- 4.5 Components and parameters of the mechanical CB demonstrator 61
 - 4.5.1 The main switch (S1) 61
 - 4.5.2 The residual switch (S2) 62
 - 4.5.3 The current injection SWITCH (S3) 62
 - 4.5.4 Surge arrester (MOV) 63
 - 4.5.5 limiting inductor (L_{dc}) 63
 - 4.5.6 The Resonance circuit 64
 - 4.5.7 capacitor charging 69
- 4.6 The DC CB controller design 69
 - 4.6.1 Closing Process 69
 - 4.6.2 Opening process 70
- 4.7 PSCAD simulation 70
 - 4.7.1 PSCAD simulation parameters 70



- 4.7.2 Closing with positive current 71
- 4.7.3 Opening under rated positive fault current..... 73
- 4.7.4 Opening under high impedance fault with positive current 76
- 4.7.5 Opening under fault with negative current 77
- 4.7.6 verifying zero crossings 80
- 4.8 Experimental testing 80
 - 4.8.1 experimental circuit set up 80
 - 4.8.2 positive rated fault current, $R_g = 7.5k\Omega, C_g = 50nF$, S3 triggered 5ms after S1..... 82
 - 4.8.3 positive rated fault current $R_g = 7.5k\Omega, C_g = 50nF$, S3 triggered 4.7ms after S1..... 84
 - 4.8.4 positive rated fault current $R_g = 7.5k\Omega, C_g = 100nF$, S3 triggered 4.7ms after S1 86
 - 4.8.5 positive rated fault current $R_g = 7.5k\Omega, NOC_g$, S3 triggered 4.7ms after S1 87
 - 4.8.6 positive rated fault current $R_g = 22k\Omega, NOC_g$, S3 triggered 4.7ms after S1 88
 - 4.8.7 negative rated fault current $R_g = 7.5k\Omega, C_g = 50nF$, S3 triggered 4.7ms after S1 89
 - 4.8.8 High impedance fault $R_g = 7.5k\Omega, C_g = 50nF$, S3 triggered 4.7ms after S1 91
- 5 5 kV DCCB test circuit..... 93**
 - 5.1 Circuit diagram and components 93
 - 5.1.1 Test system description 93
 - 5.1.2 Voltage balancing 95
 - 5.1.3 Rd and RLED..... 96
 - 5.1.4 ACCB..... 97
 - 5.1.5 Control system and measurements 98



- 5.1.6 List of components..... 105
- 5.2 Simulation results 106
 - 5.2.1 Capacitor charging..... 106
 - 5.2.2 Capacitor discharging 106
- 5.3 Experimental results 109
 - 5.3.1 Capacitor charging..... 109
 - 5.3.2 Capacitor discharging 111
- 6 Conclusion..... 112**
- 7 References 113**
- 8 Appendix 115**
 - 8.1 PSCAD model of test circuit 115
 - 8.2 List of components 115
 - 8.3 900V Contactor..... 118
 - 8.4 PCB layouts..... 120
 - 8.5 Arduino control code..... 123



SUMMARY

This report presents the results of task 6.5 of the work package WP6 “Develop kW-size hardware models for hybrid and mechanical DC CB”. The main objective of this task is developing DCCB test circuit and kW size (900V and 500A) IGBT hybrid and mechanical DC CB.

A test circuit suitable for testing the DC CB's is designed and built in the laboratory. The test circuit uses a large capacitor bank to store energy and release this energy during the fault. This results in the limitation of the grid current during the fault so that the local grid is not disturbed by large fault currents. The test circuit is capable of supplying 1000V and a peak fault current 1000A. Also, another 5kV, 2.3kA test circuit is developed and employed for some testing.

A 900V, 500A unidirectional IGBT based hybrid DC CB topology is designed and fabricated in the laboratory. This will imply the peak transient voltage of around 1500V which is the current limit in the laboratory. An ultra-fast disconnecter (UFD) is designed and fabricated in house and placed in the DC CB. The main breaker branch consists of eight IGBT's with suitably rated arresters across each. Experimental results show that the fabricated hybrid DC CB is capable of breaking a fault current of 500A.

A 900V, 500A mechanical DC CB is designed and built. The main breaker in the mechanical DC CB consists of three series connected (900V, 500A) contactors with grading resistors. The resonance circuit design is presented and components selected for required performance. It is decided to use a set of back to back thyristors (switch S3) for closing the resonant circuit. A contactor is used as the residual switch. The mechanical DC CB is tested and the results show that the DC CB is able to open under a fault current of 500A in positive or negative direction as well as low fault current of around 30A.



ABBREVIATIONS

Abbreviation	Explanation
AC	Alternating Current
ADC	Analog to Digital Converter
CB	Circuit Breaker
DC	Direct Current
DC CB	Direct Current Circuit Breaker
DCL / DCR	DC Current Limiting Reactor
DSP	Digital Signal Processor
EMB	Electromagnetic Braking
FO	Fibre Optic
HDC CB	Hybrid Direct Current Circuit Breaker
HVDC	High Voltage Direct Current
IGBT	Insulated Gate Bipolar Transistor
PCB	Printed Circuit Board
PI	Proportional Integrator
PWM	Pulse Width Modulation
RCB	Residual Current Breaker
RTDS	Real Time Digital Simulator
UFD	Ultrafast disconnecter
VSC	Voltage Sourced Converter
WP	Work Package



1 INTRODUCTION

1.1 BACKGROUND

The use of high-voltage direct current (HVDC) transmission has been increasing because of many changes in power industry like the use of remote renewable sources, increasing the need for interconnections and increasing use of cable systems. There have been significant advances in HVDC technologies which have increased performance but reduced losses, costs and harmonics [1]-[3].

The DC grid is a very promising concept where multiple HVDC are required, however, many challenges need to be addressed before a complete DC grid can be realized. Until recently, one of the most important challenges was the protection of the DC grid [2]-[4]. In the last 5 years, several manufacturers have announced high-voltage DC Circuit Breaker prototypes and some are commercially available [5]-[8]. These devices have very fast operating time and minimal on-state losses, at the expense of high complexity and use of a combination of technologies (mechanical switchgear, high voltage electronic valves and surge arresters).

This task 6.5 runs in parallel with DC CB modelling tasks in PROMOTioN project where hybrid [9] and mechanical DCCB models are developed [10] [11], and they will be utilised in this task.

Task 6.3 substantially utilises results from this task and many new concepts studied in task 6.3 are verified on hardware. As an example, the new UFD voltage control which substantially improves operating speed of hybrid DC CBs [12], has been tested on hybrid DCCB demonstrator presented further in this report.

The forthcoming task 6.6 will utilise these hardware components from task 6.5 to perform further DC CB studies.

Work package 10 of the PROMOTioN project performs the testing of full scale DC Circuit Breakers, which will provide most accurate testing results. However, such testing is very restrictive in terms of scope and depth of studies, because of IP issues with vendors' DC CBs, because of the complexity of testing full-scale units, and costs associated with each test in particular with destructive tests.

1.2 MOTIVATION

The purpose of task 6.5 is to develop small-scale hardware prototypes for mechanical and hybrid DC CBs which will be used later in Task 6.6 for testing and analysis. The benefit of small scale hardware is in flexibility and costs. Many tests can be performed in short time and destructive tests will be possible, as it will be analysed later in Task 6.6.

The main research questions that will be addressed with small-scale prototypes are:

1. Demonstration of technical feasibility of implementing complete DC circuit breakers, including all auxiliaries and control systems. The design, assembly and testing will reveal the level of



PROMOTioN – Progress
on Meshed HVDC Offshore
Transmission Networks

This project has received funding from the European
Union's Horizon 2020 research and innovation
programme under grant agreement No 691714.

challenge/complexity of each subsystem and it will reveal if new/advanced technologies/processes will be required to manufacture DC CBs. This aspect can not be addressed with simulation models.

2. The impact and importance of parasitic parameters in electrical circuits and friction components in mechanical systems. This is particularly important aspect since simulation models are always idealised to some degree.
3. Understanding of interdependence between subsystems in multiple engineering domains and magnitude of interaction variables. Since DC CBs involve electrical, mechanical and thermal processes it is very difficult to model such system on a single simulation model.
4. Understanding interactions in multiple time domains. The operation of power electronics will crucially depend on phenomena in *ns* range, many electrical systems in DC CBs operate in μs range, the mechanical systems dynamics will have time constants in *ms* range, while thermal processes may respond in seconds or longer. Such a wide range of dynamics is difficult for study and impossible on a single simulation model.
5. Understanding failure modes at component and system level. The modelling of component failure is particularly difficult and hardware experiments will offer particularly useful conclusions on model developments and impact between components.

It is understood that laboratory hardware demonstrators will not behave the same way as full scale DC Circuit Breakers. The ratings of demonstrators in this task will be limited by the University laboratory capabilities and the cost effectiveness of demonstrators. However, during the design, building and testing, all the effort will be placed in developing demonstrator that represents the actual system as accurately as possible. Various limitations of the scaled hardware will be indicated at a specific design and testing sections.

Most of the above research questions 1-5 can be addressed to some degree with the DC CB hardware demonstrators in the range of 1kV and 500A, assuming that topologies resemble full scale topologies. This range of ratings is suitable for University laboratory and costs will be reasonable. The key components will have properties which do not significantly differ from those in full scale DCCBs. As an example, 1.8 kV, 600A IGBT will be used in the demonstrator, which has ratings not far from those in hybrid DC CBs which are commonly 3.3kV-4.5kV, 2kA. Some other components (like vacuum interrupters) will be crucially different and this will be discussed.

A low power DC CB demonstrator is not able to accurately represent all the phenomena occurring in high-power DC CBs. The key differences and limitations of low power demonstrator will be explained in various places in this report when the particular subunit is introduced and responses analysed.

This Task 6.5 consists of three subtasks as:

1. Test circuit design and implementation.
2. Hybrid DC CB prototype design and implementation.



PROMOTiON – Progress
on Meshed HVDC Offshore
Transmission Networks

This project has received funding from the European
Union's Horizon 2020 research and innovation
programme under grant agreement No 691714.

3. Mechanical DC CB prototype design and implementation.

The test circuit is used for testing the fabricated DC CB's. Each subtask has to fulfil some requirements which are presented in next subsections.

1.3 TEST CIRCUIT DESIGN AND IMPLEMENTATION

The design considers capabilities of the power supply at University of Aberdeen laboratory (around 50 kW at 415 V). The test circuit facilitates testing of all important aspects of DC CB similarly as in WP5, but at lower power levels. The design aims are:

- Current interruption in the range of 500A,
- Voltage control to the level of 900V-1000V to facilitate dielectric tests.
- Energy absorption of around 300-2000J should be facilitated.
- Testing thermal stability of energy absorbers assembled using surge arresters.
- The design must be fail safe, considering that DC CB may fail to open.

The design will be coordinated with WP5 in order to complement studies in WP5 and WP10.

1.4 HYBRID DC CB PROTOTYPE DESIGN AND IMPLEMENTATION

The testing of full scale high-voltage DC CBs in WP10 is restricted since CB cannot be exposed to destructive testing or to internal failure mode demonstration. These tests are also costly, the number of tests and flexibility is very limited. The ability to probe into subcomponent level is also restricted because of IP issues.

A low power prototype of hybrid DC CB is developed in the laboratory in order to complement full scale testing. Some of the important considerations include:

- The topology should closely represent high power hybrid DC CB.
- Current interruption is in the range of 500A,
- Rated voltage of the order of 900V-1000V.
- Energy absorption of around 300-1000J.
- The main valve should have series connection of multiple semiconductors.
- The ultra-fast disconnecter should be developed to closely resemble actual topology and made to operate within 2ms.



1.5 MECHANICAL DC CB PROTOTYPE DESIGN AND IMPLEMENTATION

A low power prototype of mechanical DC CB will be developed in the laboratory to facilitate a range of tests.

Some of the important considerations include:

- The topology should closely represent high power mechanical DC CB.
- Current interruption in the range of 500A.
- Rated voltage of the order of 900V-1000V.
- Energy absorption of around 1000-2000J (because of longer operating time).
- Standard commercial circuit breaker units will be adopted for the main switches.
- The operation of the main switch should be made within 5-10ms, considering commercially available units. Vacuum interrupters are not available in the voltage range of 1kV and their cost is prohibitive for the project. Therefore air switches will be considered



2 TEST CIRCUIT DESIGN AND IMPLEMENTATION

2.1 INTRODUCTION

As DC Circuit Breakers become acceptable technology, an important challenge is hardware testing the DC CB in order to confirm the working in real conditions. Different DC CB testing configurations have been proposed in literature. In [5] charged capacitors, which have enough energy to inject the required peak current, are used. In [6] two different frequencies are used to generate the nominal voltage and the peak current. A current source is used in [7] for testing DC CB. The authors of [8] propose a method which uses a 50Hz sinewave and the authors in [14] use 16.7Hz sine wave to stress the DC CB.

The test circuit should contain significant energy storage with fast discharge capability, since high energy pulses cannot be drawn directly from the grid without dangerously approaching safety margins for tripping thresholds. The nature and shape of peak current stress and dielectric stress on DC CB should correspond to the conditions in the actual DC grid. A challenge with capacitive energy storage is that voltage reduces as the energy is released and this implies incorrect (lower) dielectric stress on the DC CB. Because of requirements for DC CB re-closure and repeated operations within 200-500ms cycle, the test circuit should be capable of fast recharging.

2.2 CIRCUIT TOPOLOGY

This section presents design of a 900V-500A test circuit for testing DCCBs. It details all the design of converter, energy storage, component parts and controller used in the test circuit. The initial DC CB test circuit topology is presented in [13], but further improvements have been made subsequently.

The test circuit topology is shown in Figure 2.1. This is an AC-DC power converter with a charge controllable capacitor bank. This means, it is possible to control the charging of the capacitor bank. The advantage of this circuit is, once the fault current is reduced to zero by DC CB, the dc voltage can be quickly increased to the nominal value, assuming interruption within 2-10ms. This is possible because we can turn OFF the capacitor bank switch T_2 so that the capacitor bank is not charged (this would take long time because of size of C_S). This is important if the test needs to replicate the stresses of the DC CB in future DC grids.

The DC input voltage V_d is around 1174V. This voltage is obtained by series connection of two rectifies on the secondary windings of the transformer XFMR. The secondary windings are star/delta hence the series connection will block flow of any fifth and seventh harmonics and its multiples. Third harmonic is naturally eliminated in a symmetrical and balanced 3-phase system. A capacitor C_d is connected across the DBR for smoothing out ripples and reduces the effect of stray inductances.

The chopper (T_1) regulates the output voltage V_{dc} to 900V in normal condition. For testing the CB, the chopper charges the capacitor to a higher level of 10% (990V) in order to reduce size of storage capacitance. For the



duration of the fault and while DC CB is in the process of opening, DC voltage will drop. As soon as the fault is cleared, the chopper reference changes to keep the V_{dc} voltage at 900V. During this period the T_2 is turned OFF so that the dc voltage reaches 900V very fast in order to provide adequate voltage stress across test object. Capacitor C_{dc} and resistor R_{dc} help to keep DC terminal voltage stable. The charging of storage capacitor C_s is delayed by a short period until fault is cleared.

The fault is generated by closing the fault switch T_f . The fault switch is a thyristor and only needs to make the short circuit and need not break fault current. It is controlled by giving a pulse to the thyristor gate driver.

All the parts of the test circuit are explained in the next sub sections. The chopper operates at switching frequency of 10kHz. The filter inductor is selected such that the ripple current is not excessive. An inductor of 3mH results in worst case peak ripple current of about 20A.




Figure 2.1 The circuit configuration of the DC CB test circuit.

2.3 CAPACITOR BANK CALCULATION:

When a fault is applied to the circuit the capacitor bank C_s voltage drops from V_{cs1} to V_{cs2} . During the discharge of the capacitor bank C_s , the energy released is:

$$E_s = C_s \frac{V_{cs1}^2 - V_{cs2}^2}{2} \quad (0)$$

There is clearly a trade-off between voltage deviation and the capacitor size. To avoid very low final DC voltage and large capacitor, it is proposed to increase the initial test voltage. Assuming that the nominal voltage is V_{dcn} , the initial and final DC voltages can be expressed as:

$$V_{cs1} = V_{dcn} + \Delta V_{dc}; \quad V_{cs2} = V_{dcn} - \Delta V_{dc}; \quad (0)$$

where ΔV_{dc} is the allowed voltage deviation. Substituting (0) into (0) results in:

$$E_s = 2 C_s V_{dcn} \Delta V_{dc} \quad (0)$$



The required energy release (E_s) can be determined from simulation tests with an infinite DC bus which represents ideal test circuit. Then, knowing E_s , (0) can be used to evaluate required storage size for assumed allowed DC voltage deviation (ΔV_{dc}) during the discharge test. For the test system $E_s=600\text{J}$, and with $V_{dcn}=900\text{V}$, $\Delta V_{dc}=50\text{V}$ the capacitor bank is calculated to be 6.66mF . A capacitor bank of 7mF is selected for the test circuit.

2.4 LOAD BANK CALCULATION:

The rating current of the test circuit is 30A . If the output voltage of 1000V is considered for the test circuit the required load is:

$$R_L = \frac{V_{dc}}{I_{dc}} = \frac{1000}{30} = 33.33\Omega \quad (0)$$

Twelve 47Ω , 2kW resistors (3 in series x 4 in parallel) are used to make a load bank of 35Ω .

2.5 TEST CIRCUIT OPERATION AND REFERENCE VOLTAGE SELECTION

The initial photograph of fabricated test circuit is shown in Figure 2.2. The arrangement of components may change before the destructive tests are attempted. The list of components is shown in Table VIII in the Appendix






Figure 2.2 Fabricated test circuit.

When the test circuit is turned ON the chopper regulates the dc output voltage (V_{dc}) to V_{dcref1} . The V_{dc} remains the same until the fault is detected at time t_f . The fault detection is done by comparing the CB current (I_{CB}) with a threshold current (I_{TH}), if the I_{CB} is higher than the I_{TH} then the fault is detected. During this period ($0-t_f$) the IGBT T_2 is ON and the reference voltage is $V_{dcref} = V_{dcref1} = 1035V$. V_{dcref1} can be set from control panel using a potentiometer. After the detection of the fault the IGBT T_2 is switched OFF and the reference voltage is changed to $V_{dcref} = V_{dcref2} = 900V$. This ensures that V_{dc} is elevated rapidly (before C_s is charged) to provide adequate voltage stress across DCCB at the instant of current interruption. The operational sequence of the test circuit is shown in Figure 2.3.






Figure 2.3 Test circuit operation.

2.6 CHOPPER CONTROL BLOCK DIAGRAM

The controller block diagram of the test circuit copper is shown in Figure 2.4. There are two controller loops using voltage feedback and current feedback. PI controllers are used in the controller loops. A Min function is used to select the minimum output of the PI's. The duty cycle is passed to the PWM block to generate the pulses for T_2 . A comparator is used to detect the fault by comparing I_{CB} and I_{TH} . If the fault is detected then the IGBT T_2 is turned OFF and the reference V_{dcref} gets the V_{dcref2} value.




Figure 2.4 The controller block diagram of the test circuit chopper.

2.7 CONTROL CIRCUIT DIAGRAM

The overall control diagram is shown in Figure 2.5. Each part is explained in the next subsections while the list of components for each part is provided in the Appendix.




Figure 2.5 The control diagram of the test circuit.

2.7.1 DIGITAL SIGNAL PROCESSING (DSP)

The chopper is controlled using a TI DSP TMS320F28335. The controller board has On-board 12bit ADC which is used to digitize the analogue voltage from the sensors. The number of available General Purpose Inputs Outputs (GPIO) pins are more than 40 which is more than sufficient. DSP needs a 5V/1A power supply. The PWM signal connected to the IGBT T_1 is fed from ePWM of the DSP. The ADCs digitize the voltage V_{dc} , current I_{dc} feedbacks, and V_{dcref} generated in control panel board.

2.7.2 CONTROL PANEL

Figure 2.6 shows a stand-alone control panel which has V_{dcref1} , ON/OFF switch, start buttons, and the fault initiation button. The reference value of the V_{dc} can be set using V_{dcref1} . The DSP are working in stand-alone mode and a 5V power supply is needed. The DSP boards generates a 3.3V. This is used in the control panel board. Two digital voltmeters are placed on the control panel. One of them shows the V_{dcref1} , and the other one shows measured either V_d or V_{dc} . A current meter on the control panel shows the DC CB current. Each part is explained below:

ON/OFF switch: Once switched ON, it makes the chopper ready to be turned ON. Switching OFF will turn the chopper OFF immediately.



Start: If the ON/OFF switch is in ON position, pressing the start button will release the PWM pulses.

V_{dcref1} : the initial dc voltage can be set using V_{dcref1} .

Fault: fault is initiated by pressing the fault push button.




Figure 2.6 Test circuit Control Panel.

2.7.3 VOLTAGE SENSING CARD

A LEM LV 25-P voltage transducer is used which has the ratio of 2500:1000. The secondary current (I_s) is 2.5 times the primary current (I_p). Series connection of 6 resistors of $22k\Omega$ is used at the primary to convert the input voltage to current hence, $I_p = V_{in} / (6 \times 22k\Omega)$. At the output a 120Ω resistor is used to convert back the secondary current into voltage hence, $V_{out} = I_s \times 120$. The overall sensing gain would be as follows:

$$V_{out} = 2.5 \times \frac{V_{in}}{6 \times 22k} \times 120 = \frac{300}{132k} \times V_{in} \quad (0)$$

$$\Rightarrow V_{in} = \frac{V_{out}}{4.166} * 1000$$

At nominal voltage, 900V, the output voltage of the sensing card is $V_{out} = 2.5 \times 120 \times \frac{900}{6 \times 22k} = 2.05V$. If

the maximum $V_{dc}=1300V$ is considered with the given gain above the output voltage of the voltage sensor card

is: $V_{out} = 2.5 \times 120 \times \frac{1300}{6 \times 22k} = 2.95V$. The high precision voltage control is not essential and therefore

errors are not further analyzed. The circuit diagram of the voltage sensing is shown in Figure 2.7.






Figure 2.7 Schematic circuit of voltage sensor.

2.7.4 CURRENT SENSING CARD

Three current sensors are used in the test circuit, one measuring the dc current for controlling the chopper I_{T1} , one for measuring the CB current and creating the trip signal I_{CB} , and one for the measuring the CB current for current limiting control I_{bc} .

The circuit diagram of the current sensor for the chopper and trip signal is shown in Figure 2.8. LEM LA 100-P/SP13 current transducers are used which has the ratio of 1:1000. The secondary current (I_s) is 1/1000 times the primary current (I_p). At the output a resistor R is used to convert the secondary current into voltage hence, $V_{out} = I_s \times R = I_p / 1000 \times R$. The overall sensing gain would be as follows:

$$I_p = \frac{V_{out}}{R} * 1000 \quad (0)$$




Figure 2.8 Schematic circuit of Current sensor.

2.7.5 CURRENT SENSOR USED FOR MEASURING IDC:

The output of this sensor is connected to the DSP. The DSP ADC can measure the voltage up to 3.0V only. Hence, the maximum output voltage from the current sensor should be 3.0V. The resistor R is selected to be 50Ω. In that case, if the maximum current $I_{dc}=60A$ is considered, with the given gain above, the output voltage of the current sensor card is: $V_{out} = 0.001 \times I_p \times R = 0.001 \times 60 \times 50 = 3V$ which is within the DSP limit.

2.7.6 CURRENT SENSOR USED FOR MEASURING ICB:

The output of this sensor is connected to the fault detecting circuit. The fault detecting circuit can take a voltage up to 15V. The resistor R is selected to be 100Ω. In that case, if the trip signal is activated and $I_{CB}=50A$ then the output voltage of the current sensor can be calculated as: $V_{out} = 0.001 \times I_p \times R = 5V$. This sensor is only used for activating protection which occurs around 50A, and therefore higher current measurement is not required. The test current recording is achieved using current clam probes and oscilloscopes.

2.7.7 CURRENT SENSOR USED FOR FAULT CURRENT LIMITING:

LEM HTA 1000-S current sensor is used for the fault current limiting current feedback measurement. The output of this sensor is connected to the DSP. The maximum output voltage from the current sensor should be 3.0V. This current sensor has an inbuilt potentiometer which changes the gain of the current measurement. The gain has been set so that for primary current of 1000A the sensor output voltage is 3V.

2.7.8 FAULT DETECTING CIRCUIT

For detecting the fault, the measured current I_{CB} is compared with a threshold I_{TH} , if the measured CB current is higher than the threshold level, it is considered as fault and an enable signal is sent to the DSP. The circuit schematic is shown in Figure 2.9. The threshold I_{TH} is generated using a 5kΩ potentiometer. An op-amp is used for comparing the I_{CB} and I_{TH} . The output of the op-amp is 0-15V. This is scaled down to 0-5V and fed to the Fibre Optic (FO) driver. The FO light is sent to the INT1. Similarly there is a comparator for detecting the cleared fault. In this circuit the I_{CB} is compared with a small signal (i.e. 1A) and if the CB current is less than this signal a cleared signal is generated. This is shown in Figure 2.9. Two such boards are needed.






Figure 2.9 Fault detecting circuit configuration.

2.7.9 INTERFACE BOARD 1 (INT1)

To connect the GPIO pins of the DSP to the other components suitable interface boards are needed. The TMS320F28335 GPIO pins voltage is 3.3V. This voltage is converted to Fibre Optic (FO) light in the INT1. A buffer is connected to the output pins of the DSP to prevent loading of the DSP. The output of the buffer is connected to the FO transmitter driver. The designed interface board 1 converts 6 channels of 0-3.3V to FO. The INT1 converts 4 channels of FO lights to 0-3.3V signals. The circuit diagram of the INT1 is shown in Figure 8.2. in the Appendix. The PCB layout is shown in Figure 8.3 in the Appendix.

2.7.10 INTERFACE BOARD 2 (INT2)

The INT2 is connected to the IGBT drivers. It converts two FO lights, coming from the INT1, to 0-5V signal. There are two level shifters from 0-5V to 0-15V using Mosfet. The 0-15V signals are then fed to the IGBT driver. From IGBT driver there is a status signal of 0-15V. This is scaled down to 0-5V and fed to a FO transmitter driver. The FO from this transmitter will go back to the INT1. The circuit schematic of INT1 is shown in Figure 8.4. The layouts of the INT1 are shown in Figure 8.5. Totally two INT2 boards for T₁ and T₂ are needed.

2.7.11 FAULT INITIATION CIRCUIT

The fault Thyristor is triggered using a push button provided on the control panel. The trigger circuit is shown in Figure 2.10. Once the fault is initiated the DC CB opens. In case that repeated reclose control is implemented,



PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 691714.

the DC CB will reclose after a short time T_{rec} , and if the fault still exist the DC CB opens again. If the fault is cleared, the DC CB stays closed. This process is shown in Figure 2.11.




Figure 2.10 Control block diagram of triggering the fault Thyristor.




Figure 2.11 Timing of the fault signal and reclosure of the DC CB.

2.7.12 ADC OVER VOLTAGE PROTECTION

A protection circuit is used to clamp the ADC input voltages to 3.3V and prevent over voltage. The circuit diagram is shown in Figure 2.12. It is not expected that significant energy will be dissipated in the control circuit and therefore such simple overvoltage protection will suffice.




Figure 2.12 Protection circuit for the ADC.

2.8 TRANSFORMER AND DIODE BRIDGE RECTIFIER (DBR)

The power convert shown in Figure 2.1 is a buck converter and can only regulate the output to a smaller voltage than the input voltage. Based on the design specifications, the converter should be capable of controlling the output voltage to 1000V which will be tested independently. Hence the input voltage should be higher than this value by about 10%. A 30kW transformer with single 415V primary winding and double 415V secondary windings



is used in the test circuit. The secondary windings are connected to the DBR, which are connected in series. The rectifier voltage V_d can be calculated as:

$$V_d = 2 \times 415 \sqrt{2} = 1,174 \quad (0)$$

2.9 INRUSH CURRENT LIMITING (ICL) AND PROTECTION

2.9.1 INRUSH CURRENT LIMITING

The converter power transformer cannot be directly energized due to high inrush current and high charging current of the transformer and capacitor $C_d=10\mu\text{F}$ (all component details are given in the Appendix). A circuit is employed which limits the current. The circuit practically inserts resistors in the 3-phase lines. The resistors limit the transformer inrush current as well as the capacitor currents. After few seconds the resistors are shorted and the transformer is connected to the 3-phase supply. The pre-charging circuit is shown in Figure 2.13.

By pushing the PB_NO the contactor-1 closes and the transformer is energized through the 10Ω resistors. The relay connected to the bobbin of the contactor-2 closes after few seconds. This closes the contactor-2 and shorts the 10Ω resistors.

2.9.2 PROTECTION

By pressing the PB_NC, the transformer gets disconnected from the grid. This can be used to de-energize the transformer in normal condition or in emergency situations.

In case of drawing high current by the transformer the MCB will trip which results in opening the contactor-1 and contactor-2.

Another protection signal comes from the DSP. The DSP will check the dc current (I_{dc}) and dc voltage (V_{dc}) if they are higher than the respective values the DSP will send the trip signal. It is possible to put the under voltage trip so that if the dc voltage goes below a value the DSP sends a trip signal to the contactors.






Figure 2.13 Transformer inrush current limiting and protection circuit.

2.9.3 PSCAD SIMULATION RESULTS

The test circuit model is developed in PSCAD and the start-up simulation results are shown in Figure 2.14. From 0 to 0.18 sec the chopper controller is in the current control mode. This can be seen from the dc current I_{dc} which is limited to 40A. Once the voltage reaches the reference voltage, the controller moves to the voltage control mode. The dc voltage is controlled to around 1040V. At this time the setup is ready and waiting for the fault to be initiated. The grid current I_s is also shown in Figure 2.14. The system dynamics are complex and PSCAD modelling was essential to tune all the controllers. The PSCAD model of the test circuit is shown in Figure 8.1.






Figure 2.14 Simulation results during the start-up of the test circuit. Output voltage V_{dc} , dc current I_{dc} , and the grid current I_{sa} .

The dc voltage of the test circuit is plotted in Figure 2.15. It can be seen that the dc voltage consist of 3 components, a dc component, 13th harmonic components, and the high frequency switching components. However, the peak to peak 13th harmonic component is less than 0.05V and the peak to peak switching component is less than 0.02V.








Figure 2.15 dc voltage of the test circuit.

The test circuit is equipped with over current self-protection. The PSCAD simulation results, the IGBT T1 current, are shown in Figure 2.16. A permanent fault, at $t=0.25s$, is applied to the test circuit. Two cases are studied here, with self-protection disabled, shown in Figure 2.16(a), and with self-protection enabled, shown in Figure 2.16(b). It can be seen that the T1 current goes up to 600A. This will damage the IGBT. However, with the self-protection activated, once the current in the T1 reaches 75A, the test circuit is shut down and the IGBTs are protected.





(a)



(b)

Figure 2.16 Over current protection of the test circuit (a) over current protection disabled, (b) over current protection enabled.

2.10 TEST CIRCUIT EXPERIMENTAL RESULTS

The controller is firstly verified by extensive testing on RTDS DC CB model developed in [11]. Only hardware responses are shown for brevity.

The experimental result of the test circuit during the start-up is shown in Figure 2.17. It can be seen that, once the test circuit is turned ON, the controller goes to the current control mode. During this period the current is limited to around 40A and the dc voltage rises linearly. After some time the voltage control mode takes over and the voltage is controlled to 1040V. The grid current is shown in the last figure. The test circuit draws a peak current of 70A. However, this is for a short duration of under $10\mu\text{s}$ which is not causing any issue. Once the voltage



stabilized on 1040V, the circuit is ready for fault initiation. The line current has some noise because of diode bridge low-order harmonics.




Figure 2.17 Experimental results during the start-up of the test circuit. Output voltage V_{dc} , dc current I_{dc} , and the grid current I_s .

A permanent short circuit test has been carried out on the test circuit. The fault current rises up to 1000A. However this is the capacitor bank current. Once the IGBT T1 current (capacitor charging current) is higher than a threshold value, 75A, the test circuit is turned OFF. This is shown in Figure 2.18. We cannot measure the IGBT T1 current due to the sandwich bus bar structure. In this test the DC CB series inductor of 3.5mH is used as it would be the case in all tests. This inductor causes DC current flow even after DC voltage drops to zero. It is seen that at 0.01s T1 is turned off and this will disconnect the charging circuit to prevent any damage.






Figure 2.18 Short circuit test on the DC CB test circuit.

The circuit is grounded on one side as shown in Figure 2.1, and only positive voltage is available. The negative DC current is provided by rotating the test object.



3 IGBT BASED HYBRID DC CB

Component design and implementation of hybrid DC CB is explained in this chapter. The PSCAD simulation results and experimental verification are presented.

3.1 HYBRID DC CB CIRCUIT CONFIGURATION

Figure 3.1 shows an IGBT based hybrid DC CB. The topology is based on ABB DC CB [4], [5], [15], [16], [22], and [22]. It consists of three parallel branches:

1. Normal current branch.
2. Main breaker branch.
3. Energy absorption branch.

The normal current branch consists of an Ultra-Fast Disconnecter (UFD) S_1 , and a Load commutation switch (LCS) T_1 . The main breaker branch consists of series connected IGBTs.

The aim is to develop a hardware DC CB of the same topology but with lower ratings. The ratings are limited by the capability of university laboratory and the component cost considerations:

- Rated current: 30A. This gives around 30kW continuous power which is close to the limit of laboratory power supply. The charging transformer is also limited to 30A in order to limit costs.
- Rated fault current: 500A. The IGBTs in the main breaker rated 600A are selected considering the project budget. It is expected that these IGBTs will have similar basic characteristics as 3.3kV 2kA IGBTs used in the actual DC CBs.
- Rated DC voltage: 900V
- Opening time: 2ms. The opening time is restricted by the speed of ultrafast disconnecter, and the 320kV ABB prototype has opening time of 2ms. Certainly faster opening time is possible at such low voltage level but it is decided to keep it at 2ms since this provides the same current flow duration in the main branch. Also developing very high speed disconnecter would require high-precision mechanical design which is beyond the capabilities of University workshop.






Figure 3.2 Block diagram of HYBRID DC CB in closing sequence.

3.2.2 OPENING OPERATION

The opening sequence of the DC CB is as follow:

In normal closed condition shown in Figure 3.2(d), the current is nominal load current and the voltage across the hybrid DC CB is nearly zero. The current in T_2 does exist but is negligibly small compared with T_1 current. The DC fault is applied at $t = 0s$ and the current begins to increase.

- 1- Once the current hits a limit, a trip order is sent to T_1 . T_1 turns OFF and makes the current to commute to T_2 . This is shown in Figure 3.3(a). The current path is shown in red lines.
- 2- Once the current commutates completely to T_2 , S_1 is commanded to open. This operation takes around 2ms. This is shown in Figure 3.3(b).
- 3- Once the S_1 is completely open, the T_2 is turned OFF. This force the current to commute to the surge arrester branch and the arrester voltage facilitate current reduction. This is shown in Figure 3.3(c).



- 4- Once the current goes below the residual current, the S_2 is ordered to open. By opening the S_2 the DC CB is completely open.




Figure 3.3 Block diagram of HYBRID DC CB in opening sequence.

3.3 ULTRA-FAST DISCONNECTOR (UFD)

The speed of operation of hybrid DC CB is crucially determined by the speed of UFD. Detail design, fabrication and testing of a low voltage UFD at a University laboratory are explained in this Section.

The UFD design will be selected to closely resemble the actual design in 320kV DC CB [18]. All other commercial contactors have totally different construction (spring driven mechanism usually) and the operating time is usually much longer than 2ms and therefore they are not suitable.



The UFD is designed to operate in 2ms and separates the contacts by 3.0mm, which is adequate to withstand a voltage level up to 7kV in air. The nominal current is 30A and the trip signal is to around 50-100A. This implies that the maximum expected UFD current is 100A and the contacts of the UFD are designed to carry a rated current of 100A. The speed requirements demand a driver capable of supplying a current pulse of few kA, which is achieved using capacitive storage [17], [18].

Modeling of UFD is discussed in [17][18] and it is also reported in some depth in task 6.3 in [12]. Only brief summary required for UFD design is presented in this report. Some aspects of this UFD design have been reported in [19].

3.3.1 UFD OPERATION PRINCIPLES AND CONSTRUCTION

Figure 3.4(a) shows the schematic of the designed UFD with all the main parts numbered. The fabricated UFD is shown in Figure 3.4(b).

The main parts of the UFD are, as labelled in Figure 3.4(a):

- 1- Bi-stable structures, labelled as "1", which are used to hold the actuator disks in two stable positions (open or closed).
- 2- The Thomson Coils (TCs) for closing operation, labelled as "2". By energizing these two TCs, forces are generated in the actuator disks and move the actuator disks away from the energized TCs.
- 3- The TCs for opening operation, labelled as "3". By energizing these two TCs, forces are generated in the actuator disks and move the rods with contacts away from one another.
- 4- Two actuator disks with rods, labelled as "4". Currents are induced in the actuator disks. This results in generation of forces that move the actuator disks upwards or downwards.
- 5- The parts labelled as "5" are the contacts which are attached to the rods using insulators. The copper contactors make or break the electrical circuit.

When the UFD is in open position, the actuator disks are close to the TCs numbered 2 and the contacts are separated. For closing the UFD the TCs numbered 2 are energized and TC currents induce high current in the actuator disk. Interaction between the current in the TC and actuator disk currents generates a force which pushes the actuator disks away from the TCs. The opening process is similar but TCs number 3 are energized.






Figure 3.4 (a) Schematic of the designed UFD. (b) Fabricated UFD.

3.3.2 UFD ELECTROMECHANICAL MODELING

The electromagnetic energy in the TC is discussed in [1][17]-[20]. Only a brief model is shown here. The electromagnetic energy in the TC can be represented as:

$$E_{em} = \frac{1}{2} (L_{coil} I_{coil}^2 + L_{arm} I_{arm}^2 - 2MI_{coil} I_{arm}) \quad (0)$$

Where L_{coil} and L_{arm} are the self-inductance of the TC and the actuator disk respectively. I_{coil} and I_{arm} are the TC current and the actuator disk induced currents respectively, and the M is mutual inductance between the TC and actuator disk. The electromagnetic force can be obtained by differentiating of the electromagnetic energy in (0) [20].

$$F_{em} = \frac{dE_{em}}{dz} = -\frac{dM}{dz} I_{coil} I_{arm} \quad (0)$$

The force generated on the rod is balanced by the acceleration force, bi-stable springs F_{bis} , viscous friction B , static friction F_{fric} , and weight W_g ,

$$F = m \frac{dv}{dt} + Bv + F_{fric} - F_{bis} \pm W_g \quad (0)$$

m is the total moving mass. The calculated parameters are shown in Table 3.1. Figure 3.5 shows one (of four) assembled Thomson coils.

Table 3.1 UFD Parameters.

Parameter	Label	Value
viscous friction	Bv	20N
static friction	F_{fric}	4N
bi-stable springs	F_{bis}	62N



Mutual inductance	M	0.2 μ H
Moving parts Weight	Wg	140g
Thomson coil turns	N	8.5turns
Actuator disc diameter	D	50mm
Copper contact s area	A	3.1mm ²
Spring constant	K	29.85




Figure 3.5 Fabricated Thomson Coil.

3.3.3 UFD POWER SUPPLY

The desired operating time of UFD is 2ms with separation distance of 3mm, which requires very large acceleration which in turn demands significant electromagnetic force. The above model indicates that several kA current pulse is required. These pulse currents are supplied by the UFD power supply based on a storage capacitor, shown in Figure 3.6. The capacitor Cd is charged using a 100VA transformer Tr and a diode bridge rectifier. The charging is controlled by the Mosfet, Tch, while resistance R limits the charging current. This power supply can supply two TCs as shown in the figure. By triggering T1 or T2 the TC to be energized is selected. This power supply can work up to 200V and can supply a pulse current of up to 5kA. Totally two of such power supply boards are needed for all four TCs. The fabricated UFD Power Supply is shown in Figure 3.7. The parameters of the UFD and the power supply are tabulated in Table 2



3.3.5 EXPERIMENTAL RESULTS

The UFD has been tested experimentally and the results are presented in this Section. The experimental measurements of the closing operation are shown in Figure 3.8. The closing command is send to the UFD at time $t=0s$. The position sensor output (yellow) shows zero at $t=0$, which indicates open position. The position output of 3mm indicates that the UFD is fully closed. It can be seen that the UFD closes in 1.8ms. The capacitor voltage discharges in 300 μs as shown by the blue curve. The peak TC current is around 2.94kA as shown by the red curve.




Figure 3.8 UFD closing operation with driver voltage of 120V.

The UFD opening operation is shown in Figure 3.9. The opening command is send to the UFD at time $t=0s$. The UFD reaches fully open position in 1.8ms. Examining the position curve, it can be seen that the actuator disk has a slight bounce of around 0.2mm. The applied driver voltage of 120V is the maximum value that results in an acceptable bounce.




Figure 3.9 UFD opening operation with driver voltage of 120V.



The UFD has been tested at different driver voltage from 90V to 170V and the opening time is measured, in order to explore possible increase in the operating speed. For voltages over 120V bounce is pronounced but it is assumed that bounce can be eliminated in other ways. The results are shown in Figure 3.10. It can be seen that the UFD operates in 3.7ms if the UFD power supply capacitors are charged up to 90V. As the capacitor voltage is increased the UFD operates faster. It can be observed that increasing the capacitor voltage from 90V to 130V reduces the operating time from 3.7ms to 1.5ms. In this case the input voltage is increased by 44.4% and results in operation time reduction of 59.5%. If the capacitor voltage is increased further by 30% to 170V the operation time reduces by 28% to 1.08ms. If the UFD is to operate in 2ms, the capacitor voltage should be 115V.




Figure 3.10 UFD opening time versus applied power supply voltage.

3.3.6 IMPROVING OPENING SPEED USING ELECTROMAGNETIC BRAKING

If the UFD is operated faster, the bounce becomes significant. Figure 9 shows experimental results with power supply voltage of 140V which results in around 40% bounce (1.3mm). This is not acceptable as this results in the lower withstand voltage of UFD and may results in arcing.




Figure 3.11 UFD opening with driver voltage of 140V.



PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 691714.

The bounce problem has been recognized by manufacturers and pneumatic damping is achieved with the insulating SF6 gas in the initial designs [18]. Our UFD uses open air as insulator and therefore different methods are studied to damp the bounce.

Electromagnetic Braking (EMB) is a braking mechanism which creates a counter force at the end of traveling of the actuator disk. This reduces the speed of the actuator disk and hence, reduces the bounce effectively. The procedure for EMB is as follows:

1. The opening TCs are energized and the position sensor output is monitored.
2. Once the position sensor reaches the threshold (80%-90% of the traveling distance), the closing TCs are energized with lower voltage. The voltage magnitude and instant of EMB is determined experimentally.

Figure 3.12 shows the effect of EMB for different values of voltage on the braking coil. A trade off should be selected between operating speed and percentage bounce.

The experimental results for opening with selected EMB parameters are shown in Figure 3.13. It can be seen that the EMB effectively eliminates the bounce and the UFD can operate in around 1.8ms. The observed bounce is around 0.2mm which is within the acceptable margin.




Figure 3.12 Effect of electro-magnetic braking






Figure 3.13 UFD opening with driver voltage of 140V and electromagnetic braking.

The full dynamic UFD modelling and comparisons with 320kV UFD are provided in [12], and will be further employed in failure mode studies in the Task 6.6.

3.3.7 IMPROVING OPENING SPEED USING RUBBER DAMPERS

Further improvement in the dynamical operation of the UFD, particularly increasing the velocity of the UFD in the opening operation, was carried out using elastic dampers. An increase in the Thomson coil voltage leads to further increase in the velocity of the actuator, but it is associated with increased kinetic energy of the disc. As a feasible alternative to absorb the kinetic energy of the actuator at the end of the strike is to use a damping mechanism. The feasibility of using rubber ring around the rod of actuator, as shown in Figure 3.14 was investigated through practically for the developed prototype UFD.






Figure 3.14 UFD actuator equipped with rubber dampers.



The experimental result for opening the UFD equipped with rubber dampers under supply voltage of 180 V is shown in Figure 3.15, where the raw sensor measurements for each rod are shown in in Figure 3.15 a). The actual gap distance is shown in in Figure 3.15b), which is obtained by adding position measurement of both rods and subtracting the initial overlap with some filtering to reduce noise. It can be seen that higher velocity of UFD contacts is obtained and the total opening time is reduced to 1.2 ms.



a) Original sensor measurements.



b) Calculated contact gap

Figure 3.15 Contacts displacement of UFD operated with 180 V.

3.3.8 OPERATING CYCLE TIME-CONSTRAINTS

The charging time for the power supply capacitors is about 3s since the employed transformer and diode bridge rectifier have current rating limit. Consequently, there is 3s constraint on the time between each operation of the developed UFD. In practice it may be desired to have open-close-open cycle with smaller time intervals, although standards for DC CBs do not exist yet.

The speed of open-close-open cycle can be enhanced in several ways:



PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 691714.

1. The simplest way is to increase the charging speed is by using bigger transformer and rectifier. However, only limited improvement is possible.
2. Introduce another complete driver for the second operation. Hence, for next operation there is a charged capacitor available which can energize the TCs. Depending on the required number of operations, multiple power supplies may be needed.
3. In hybrid DC CBs it is possible to bypass UFD with the main breaker valve. Depending on heat dissipation capability of the main valve, the closing UFD operation can be delayed. This implies that main valve should be capable of conducting rated current while UFD driver is recharged.

3.4 LOAD COMMUTATION SWITCH (LCS) T_1

In high voltage DC CB the required rating of Load Commutation Switch is much lower than the nominal voltage of the DC CB [15]. The ABB load commutation switch employs 3x3 matrix of commercial IGBT's of 3.3kV-4.5kV [15].

The basic rating needed for the LCS switch can be calculated as follows. The maximum current is same as the threshold current set for the fault detection (50A). The voltage rating should be higher than the voltage drop across T_2 during the fault which very small in the order (50V). However, in the designed prototype a single IGBT with 600V rating is selected since 600V is the minimal voltage for commercial IGBT.

The LCS voltage rating (600V) is much lower than the voltage stress across DC CB (1400V) and therefore UFD plays critical role in isolating LCS as it is the case in the high-voltage DC CB. Therefore this demonstrator will well capture basic stress sharing between components in the hybrid DC CB.

3.5 MAIN BREAKER SWITCH T_2

Totally eight IGBTs connected in series are used as the main breaker T_2 . Although in the actual DC CB there will be 200-300 IGBTs in series, this design will enable study of series connected switches and will enable fault current limiting. Once the T_2 turns OFF during the fault, the voltage across it goes to 1500V. This voltage would appear across 8 IGBT. The minimum voltage rating requirement for each IGBT is 200V. The peak fault current can go up to 500A. However this current is a short period and is not repetitive. The IGBTs in T_2 are rated 600V, 500A.

The HV DC CB will be available as unidirectional or bidirectional version. Bidirectional version has two main valves T_2 (one for each direction of fault current) and therefore cost is expected to double compared to unidirectional version. There is no fundamental difference in the principle of operation and therefore it is decided that bidirectional version is not necessary for this demonstrator.



3.6 ENERGY ABSORBER

The arresters are used to protect the IGBT's and absorb stored energy in the series inductor and the line. The arresters are rated such that the clamping voltage of each arresters is lower than the IGBT's nominal voltage. One arrester is connected each of 8 IGBTs in T2. The clamping voltage of the arresters is below the IGBT voltage rating. Additionally the voltage across all the arresters should not be higher than 1500V. The voltage rating of the individual arresters should be around 180V.

The PSCAD simulation results show that the energy dissipation in the arresters during fault clearing is around 870J, which is considered in selecting proper sized arrester. All the components are listed in the Appendix.

3.7 SERIES INDUCTOR L_{DC}

The series inductor limits the fault current rate. The fault current is much higher than the load rating current. Air core inductor is selected, rather than iron-core to prevent the core from saturation. The inductor copper wire (i.e. 10mm²) is selected based on the nominal current rating 30A and considering also high fault currents. Fault current duration is very short and the wire can withstand the amount of heat generated during the fault. The inductor is firmly fastened to the frame. The number of turns are calculated based on the equation provided below:

$$L = \frac{31.49a^2N^2}{6a + 9b + 10c} \quad (0)$$

Where, L is the inductance of the coil in micro-Henry, N is the number of turns, a, b, and c are the dimensions of the coil shown in Figure 3.16 in meters. The parameters of the inductor are given below:

- The core radius $r=0.04\text{m}$
- Number of turns $N=250$
- $a=0.065\text{m}$, $b=0.15\text{m}$, $c=0.05\text{m}$
- Calculated $L=3.71\text{mH}$
- Wire size 10mm²
- The inductance value of the fabricated inductor is 3.5mH.

Figure 3.17 shows the series inductor L_{dc} .




Figure 3.16 The dimensions of multilayer coil.






Figure 3.17 Inductor Ldc.

3.8 RESIDUAL SWITCH S_2

The residual switch should be capable of breaking a small current of around 1A dc at 900V. The residual switch is a dc contactor with operating time of around 20ms. This switch breaks the residual current and prevents the Varistors from dissipating energy. The selected contactor is a Kilovac air sealed 900V/500A (EV200HAANA).

3.9 DC CB CONTROLLER

The DC CB is controlled using a TI DSP TMS320F28335. The overall block diagram of the control circuit is shown in Figure 3.18.






Figure 3.18 The control block diagram of the hybrid DC CB.

The DSP make the decision of opening and closing the DC CB based on the signals that are received.

3.9.1 INTERFACE BOARDS (INT1 AND INT2)

The interface boards (INT1 and INT2) are connected between the DSP and the IGBTs, Interface board 1 is shown in same as with test circuit shown in Figure 8.3 while interface board 2 is shown in Figure 8.6. The output pins of DSP can give a signal of 3.3V. This signal is converted to Fibre optics in INT1. The fibre optics are sent to INT2 and are converted to 15V signal. These signals are then fed to the IGBTs.

3.9.2 S2 AND S1 DRIVER BOARD

S2 needs a 12V input voltage and around 3A inrush current. The driver board receives signal from DSP, amplifies that and fed it to the residual switch S2.

The S1 operates with 120V and needs a pulse current of few thousands amps. The S1 driver boards receive signals from the DSP and convert them to appropriate signal 0-10V.

3.9.3 FEEDBACKS AND SELF-PROTECTION

The DSP measures three feedbacks Idc, Iufd, and the UFD position. These signals are used in the decision making and self-protection of the DC CB. The fault tripping signal is generated based on the Idc.

The self-protection check some condition and if the conditions are satisfied it proceed with operation. The UFD is only a disconnecter and cannot operate under load. Hence, the controller checks the UFD current and if the current is close to zero then it send signal to open the UFD. To prevent damaging T1, the UFD should always be



open during the operation of T2. The controller checks the position of UFD before operating the T2. The S1 is residual current breaker and can only operate under a small load. The controller always check the I_{dc} current and if this current is less than the breaking capability of the S2 then the S2 is opened. The complete sequence diagram of DC CB controller is explained and implemented/tested in PSCAD in the report D6.1 [9].

3.10 ENERGY BALANCING IMPLEMENTATION

The energy balancing keeps track of all the energy dissipations in the arresters and tries to insert the arrester with least energy dissipation. This process is particularly important for fault current limiting mode, which is proposed in [5] and studied also in this project in previous deliverable [12].

The energy monitoring is done at every $100\mu s$ ($f_s=10kHz$). To implement the energy balancing, the measurement of current through and voltage across each of the arresters are needed. The number of voltage and current sensors is high, and in particular this becomes issue if the method is adopted for high voltage DC CB. A simpler method is used here which requires only the available current sensor I_{dc} and voltage sensor V_{arr} . Based on the number of arresters inserted (i.e. N), and the gating signal of each IGBTs (i.e. G_{T2i}) the voltage and the current of each arrester are calculated as:

$$\begin{aligned} I_{arri} &= I_{dc} (1 - G_{T2i}) \\ V_{arri} &= \frac{V_{arr}}{N} (1 - G_{T2i}) \\ P_{arri} &= V_{arri} \times I_{dc} \\ E_{arri} &= \int_0^t P_{arri} dt \end{aligned} \quad (0)$$

where i denote the i^{th} arrester. This method is valid with the assumption that all the arresters are identical and have the same thermal characteristics. In our hardware testing, the accuracy of this method has been verified by measuring temperature on individual arresters.

One arrester is placed across each IGBT and Figure 3.19 shows the photograph.

3.11 EXPERIMENTAL VERIFICATION

The hybrid DCCB is firstly modelled in PSCAD in previous deliverables as shown in [11] and [21] but PSCAD results are not repeated. The controller is extensively tested on RTDS model from [11] before proceeding to experimental tests. RTDS has enabled fast tuning of energy balancing controller and the overall controller without risking component damage.

A range of experimental tests have been carried out on the hybrid DC CB. The results are summarised in this section. The fabricated hybrid DC CB is shown in Figure 3.19. The components are listed in Table IX-Table XV.







Figure 3.19 Fabricated Hybrid DC CB. (a) the CB main breaker T1 and arresters, (b) the UFD.

3.11.1 TESTING THE DC CB FOR RATED FAULT CURRENT (900V AND 500A) WITH CONVENTIONAL CONTROL


The DC CB has been tested at rated fault current. The fault is created using the fault thyristors at time $t=0$. The results are shown in Figure 3.20. The UFD current is shown in Figure 3.20(a). The trip signal is generated once the current passes 40A. At this time the fault signal is sent to the controller. The trip signal is received at $t=0.2\text{ms}$. At this time, the fault current has reached 50A, the LCS is turned OFF and the current commutates to T_2 . Once the current in the UFD is below the residual current, the UFD is commanded to open. The controller waits until the UFD is open completely (2ms) and then switch OFF all the IGBTs in T_2 . This is shown in Figure 3.20(b). Dc voltage V_{dc} , arrester voltage V_{arr} and dc current I_{dc} are shown in Figure 3.20(b). The IGBTs in T_2 are turned OFF at $t=2.275\text{ms}$. This results in insertion of all the arresters in the circuit. At this time the fault current has reached 575A. Once the arresters are inserted the fault current decays to zero. During this period the arrester voltage increases to 1.6pu (1pu=900V), as seen in Figure 3.20(b). Once the fault current reduces below the residual current the RCB is turned OFF.

The figure also illustrates operation of the test circuit at rated fault current. The initial capacitor voltage is around 980V, which drops to 750V as capacitor supplies energy during the fault clearing. When fault is cleared the controller regulates the DC voltage to 900V which enables DCCB voltage stress withstand testing just after opening.





(a)



(b)

Figure 3.20 DC CB opening at rated fault current. (a) UFD current, (b) dc voltage, arrester voltage, and dc current.

3.11.2 DC CB OPERATION AT LOW CURRENT

The DC CB is opened at normal load current (28A) in this test. The results are shown in Figure 3.21. The UFD current and the dc current are shown in the figure. There is a small difference in the current level in UFD current and the dc current. This is because the dc current consists of UFD current and the T_2 current, and small current is passing through the T_2 . This will show that the on state resistance of the normal branch is much lower than the main breaker branch. In a high voltage installation, T_2 would consist of many more IGBTs and T_2 current would be considerable smaller than T_1 in closed state.

The IGBTs in T_2 are turned OFF at time $t=0$. Resulting the current decaying to zero.







Figure 3.21 DC CB operation at normal load current.


3.11.3 DC CB OPERATION WITH DIFFERENT VALUES OF L_{dc} (7mH)

The size of current limiting inductor L_{dc} has been increased to twice the original value (7mH). The DC CB has been tested at full voltage. The experimental results are shown in Figure 3.22. It can be seen that the DC CB successfully clears the fault. In this case the fault current only reaches 300A, since inductor L_{dc} , is twice the size, while opening time is the same.



(a)





(b)

Figure 3.22 DC CB fault clearing with $L_{dc}=7\text{mH}$. (a) UFD current, (b) dc voltage, arrester voltage, and dc current.

3.11.4 DC CB RECLOSURE OPERATIONS

The reclosing is one of the important features of protection systems. The reclosing is also important for dc grid so that in case of temporary fault the system can be restored as early as possible. Two parameters are important in the reclosing procedure.

- 1- Number of reclosing operations (R_n).
- 2- Time between each reclosure ($\Delta T_1, \Delta T_2, \dots, \Delta T_n$).

Three different case are considered here with 3 different delays.

3.11.4.1 DC CB PERMANENT FAULT CLEARING WITH THREE RECLOSURE WITH 0.01S DELAYS BETWEEN EACH RECLOSURE

The CB has been coded to reclose three times with 10ms delay between each reclosure. A permanent fault test has been carried out on the hybrid DC CB. The results are shown in Figure 3.21. The fault is initiated at time $t=0$. The fault signal is shown in in Figure 3.21 c).

Once the fault is initiated the current rises and when the fault is detected the LCS is turned OFF. When LCS current drop to zero, the UFD is commanded to open. The UFD takes around 2ms to open. During this time the fault current rises to 575A. Once the T2 turns OFF, the current decays to zero and UFD remains closed. Then the controller tries to turn ON T2 after 10ms. As soon as the T2 is ON the fault current starts rising. Once the current reaches the current threshold, T2 turns OFF. This happens for the number of reclosing R_n set by the user.

The fault current during the reclosing is quite low compared to the fault current in first opening. This is because during the reclosure the UFD remains opened, and the opening time of T2 is very short (in μs range). This is demonstration of the expected operating regime of actual hybrid DC CBs and it has been discussed in some depth in [9] and [11]. Transistors in the main valve are capable of taking load current for short time while reclosures are attempted.






Figure 3.21 DC CB fault clearing with reclosing. (a) DC and arrester voltage, (b) DC current, (c) UFD current and fault signal.

3.11.4.2 DC CB PERMANENT FAULT CLEARING WITH THREE RECLOSURE WITH VARIABLE DELAYS BETWEEN EACH RECLOSURE

The CB has been coded to reclose three times with 10ms, 20ms, and 50ms delays between the first, second and third reclosure respectively. A permanent fault test has been applied and therefore DC CB moves to final open state. The results are shown in Figure 3.22. The fault is initiated at time $t=0$. The results are similar as in the previous test but the second time the controller switches T2 ON after 20ms and proceeds to open immediately since fault still exists. In the third reclosure the controller waits for 50ms and turn T2 ON. Since fault still exist the controller proceeds to open the CB completely. In this case also, the number of reclosing R_n and the time between each reclosings can be set by the user.






Figure 3.22 DC CB fault clearing with variable time reclosing. (a) DC and arrester voltage, (b) DC current, (c) UFD current and fault signal.

3.11.4.3 DC CB TEMPORARY FAULT CLEARING WITH RECLOSURE

A temporary fault test has been carried as shown in Figure 3.23. The fault is initiated at time $t=0$ and removed at around 38ms as shown in the lower graph of Figure 3.23. The controller is set to reclose firstly after 10ms, then after 20ms and then for the last time after 50ms. After second opening the fault is cleared (labelled in Figure 3.23 as 1) and once T2 is turned ON for the third time it will stay ON (labelled in Figure 3.23 as 2).






Figure 3.23 DC CB temporary fault clearing with variable time reclosing. (a) DC and arrester voltage, (b) DC current, (c) UFD current and fault signal.

3.11.5 TESTING THE HYBRID DC CB WITH THE NEW UFD VOLTAGE CONTROL METHOD AND FAULT CURRENT LIMITING

The hybrid DC CB is capable of achieving fault current limiting since it can control individually each switch in the main valve [5]. This operating mode has been studied in some depth in other tasks in this project [12], [30] and the hardware demonstration has been explained.

The hardware hybrid DC CB demonstrator has been used also with the proposed UFD voltage control while its contacts are moving which is explained in [12] and [23]. This method inserts arresters one at a time to gradually increase voltage across UFD, and this enables early insertion of DC CB voltage which leads to fast reduction in fault current. The method includes substantial theoretical studies and simulation verification in addition to experimental results.

Figure 3.24 shows the experimental confirmation of voltage control of ultrafast disconnecter. It is seen that hybrid DCCB demonstrator enables gradual voltage control in the 2ms interval while contact are moving apart, and this results in lower peak fault current. For ease of reference the whole study with all experimental results is presented in [12] and it is not repeated here.



PROMOTiON - Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 691714.




Figure 3.24 DCCB experimental results with conventional and proposed controls. (a) Arrester voltage and dc current, (b) UFD Currents, (c) Voltage across IGBTs in T1 and T2, and (d) total Energy in surge arresters.

Figure 3.25 shows the experimental results with integrated voltage control and fault current limiting. While contacts are moving the voltage control is used, and then the controller moves to fault current limiting and keeps fault current at 30A (1pu). The details of this control are provided in [12].




Figure 3.25 Experimental results of integrated UFD voltage and dc current control



4 MECHANICAL DC CB DEMONSTRATOR

4.1 INTRODUCTION

The mechanical DC CBs for HVDC applications have been known for over 30 years but the original designs used passive resonance which suffered long operating time [24].

The latest mechanical DC CB designs [8], [25], are based on current injection technology, and they are particularly attractive for future DC grid applications since operating speed is reasonable (5-10ms) while costs are expected to amount perhaps to several percent of the VSC converter costs. The basic operating principle of the current injection DC CBs is well understood, but there has been very little publically reported research on the technology. In particular, there are no experimental results reported by independent research centres.

The goal of this research project is to analyse: design, operation, component stresses, power scaling and failure modes on a laboratory-scale DC CB demonstrator with ratings of around 500A and 1000V. This chapter reports on the first stage of the project, describing the developed DC CB demonstrator, design choices, and it presents successful tests on interrupting both rated DC current and lower fault current. PSCAD modelling will be used in design stage. Some further details are given in [26].

4.2 DESIGN REQUIREMENTS

The mechanical DC CB demonstrator should be designed that it meets the given requirements below:

- 1- The topology should closely represent the high power mechanical DC CB with reduced current and voltage level. The concept of operation also should be the same as the high power DC CB [27].
- 2- The demonstrator mechanical DC CB should be capable of interrupting a peak fault current in the range of 500A.
- 3- The rated voltage of the demonstrator mechanical DC CB should be of the order of 900V to 1000V. The transient recovery voltage will be much higher.
- 4- The resonance circuit should be designed such that the S1 current during the fault interruption has multiple zero crossing. The resonant frequency should be around 3kHz in agreement with high power designs.
- 5- The amount of energy dissipation in the surge arresters to be in the range of 1000-2000J.
- 6- The speed of operation should be around 5-10ms.

4.3 DEMONSTRATOR MECHANICAL DC CB TOPOLOGY

The mechanical CB topology is shown in Figure 4.1. It represents the actual demonstrator which has some differences compared with [25][27] as explained in the sections below. The normal current path is through the switches S1, S2, and inductor L_{dc} . As there are no natural current zero crossing during the DC fault, in order to force current zero crossing a resonance circuit consist of L, C, and the switch S3 is introduced. In this configuration



PROMOTiON - Progress
on Meshed HVDC Offshore
Transmission Networks

This project has received funding from the European
Union's Horizon 2020 research and innovation
programme under grant agreement No 691714.

the capacitor of the resonance circuit is pre-charged using a permanent charging resistor R_{ch} and hence, there is no need for external charging circuit.




Figure 4.1. The developed mechanical DC CB topology.

4.4 OPERATING SEQUENCE

4.4.1 CLOSING

In closing operation S_2 is closed first. After a delay of 15s the S_1 is closed. This long delay is required to let the resonance capacitor C charge up. By closing the S_2 the charging path is closed.

4.4.2 OPENING

In opening operation, the S_1 is commanded to open first. By opening the S_1 , it starts arcing. The resonance circuit is activated by turning the S_3 ON. The resonance current creates a current zero crossing in the S_1 and S_1 stops conducting. The remaining large DC current from L_{dc} is commutated to arresters. Once the current in S_2 is lower than the residual current, the S_2 is commanded to open.

4.5 COMPONENTS AND PARAMETERS OF THE MECHANICAL CB DEMONSTRATOR

4.5.1 THE MAIN SWITCH (S_1)

The main switch opens first when the fault current is passing through the CB. The S_1 arcs from the instant when it's contacts become separated until the resonance current create the current zero crossing. Hence, the switch S_1 should be capable of withstanding the arc. However, this arcing is for a short duration of few milliseconds. The



voltage and current rating of the S1 should be equal to transient recovery voltage which is normally 50% higher than the nominal DC voltage.

It has been quite challenging to locate a switch with required operating speed and ratings. In the HV DC CB vacuum switch is used but they are only available in middle voltage range and are not available at voltages of around 1kV. Also vacuum switches have quite slow driving mechanism and it would be beyond university capability to upgrade driving mechanism on a commercial switch. Furthermore the cost of commercial MV vacuum interrupter would be beyond project budget.

We have finally selected Kilovac, 900V, 500A, air-sealed EV200HAANA contactor. The test in laboratory demonstrated opening speed (time for contacts to begin separation) of around 3.2ms as shown in Figure 4.2. The travel time for the contacts has not been determined.

At the rated voltage of 900V this contactor is capable of interrupting around 70A DC current with 300 μ H inductive load (manufacturer data. The interruption capability of the contactor reduces as the load becomes more inductive further leading to a prolong arcing time.

It was necessary to connect 3 contactors in series (S_{1a} , S_{1b} and S_{1c}) in order to provide required current and voltage rating. We have confirmed experimentally that characteristics of operating mechanism could vary notably with these mechanical switches, and this results in an unequal sharing of the voltage across 3 units. We have connected grading resistors $R_g = 7.5k\Omega$ and capacitors $C_g = 50nF$ in parallel with each unit, according to methodology in [29]. The final parameters and the datasheet for S1 are given in the Appendix.

The fact that an air switch is used in this demonstrator will imply some differences compared with the HV design with vacuum switches. Firstly, the arc voltage is substantially higher with air switches. Also, as a consequence, heat dissipation is much larger. Furthermore, the critical current derivative for successful interruption is higher in vacuum switches.

4.5.2 THE RESIDUAL SWITCH (S2)

The residual switch does not open if its current is higher than the residual current (few amps). It opens once S1 has opened and the fault current is neutralized. Hence, S2 needs to be rated such that it is capable of breaking residual current. The selected residual switch is a single Kilovac switch (same as S1). The voltage rating should be nominal DC voltage.

4.5.3 THE CURRENT INJECTION SWITCH (S3)

This switch closes the resonance circuit and creates current zero crossing in S1. In HV DC CB case a similar vacuum switch as S1 is employed and the making time of S3 (measured from the moment the coil supply is switched on to initial contact of the main poles) is adjusted to be same as the opening time of S1 (measured from the moment coil supply is switched off to the moment the main poles separate). The operation timing of the Kilovac contactors (used for S1) are shown in Figure 4.2. It can be seen that the opening time is around 3.2ms, however the closing time for the contacts is 16ms. Hence, this switch cannot be used as S3. It was not possible



to locate a commercially available mechanical switch with such short closing time and therefore decision was made to use back to back thyristors. A 75A, 1600V thyristor is selected. Also, thyristors enable precise control of injection timing, which is important for research studies. The voltage rating of the thyristors should be nominal DC voltage.




Figure 4.2 Measured operating timing of the Kilovac contactor.

4.5.4 SURGE ARRESTER (MOV)

Once the S1 is open and the current crosses zero, the fault current commutates to arresters. The arresters are selected such that the voltage overshoot during the fault current neutralization is in the range of 1.5pu. Another criterion is that the residual current in the surge arrester, with voltage of 1pu, should be sufficiently low to avoid thermal runaway, and less than the residual current of S2. Also, arresters must be selected properly so that they can sink all the energy without excessive heating in the arresters. The selected arresters are similar as hybrid DC CB (energy is different) 4x EPCOS B72260B0131K001 (170 Vdc).

4.5.5 LIMITING INDUCTOR (L_{dc})

During the fault, the current limiting inductor L_{dc} limits the current derivative. With a dc voltage (V_{dc}), peak fault current (I_p), the trip level current (I_{tr}) and opening time of S1 (t_{op}), the L_{dc} can be calculated as:

$$L_{dc} = \frac{V_{dc} \times t_{op}}{I_p - I_{tr}} = \frac{900 \times t_{op}}{500 - 50} \quad (1)$$

Where $V_{dc} = 900V, I_p = 500A, I_{tr} = 50A$.



PROMOTiON - Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 691714.

For the values above, the required values for L_{dc} is plotted versus different values of operating time (top) in Figure 4.3. If the operation time is considered to be 4ms the inductor size needed is 8mH.

The current limiting inductor consists of two air core inductors connected in series with parameters given below

- The core radius 0.04m
- Number of turns 250
- Calculated inductance 3.71mH
- Wire size 10mm²
- Current rating 50A

Each inductor is identical as the inductor with hybrid DC CB, Figure 3.17.




Figure 4.3. The limiting inductor value versus the operating time of S1.

4.5.6 THE RESONANCE CIRCUIT

The resonance circuit generates a counter current in S1 and creating a current zero crossing in S1. It consists of a capacitor C and an inductor L. The components L and C should be designed such that the peak resonance current is higher than the fault current with some reasonable margin. The frequency of the resonance should be in the range of 3 kHz (as used by the manufacturer in high-power designs). Low resonance frequency results in delayed operation, while very high resonance frequency will generate high di/dt and the interrupting would not be possible.

The resonant frequency is important in two aspects:

1. It determines di/dt which has impact on probability of current interruption. Critical current derivative depends on many factors including the insulating medium. Since HV DC CBs use vacuum interrupters, the results with air interrupters will be different.
2. It has influence on the operation of the resonant circuit. The functioning of the resonant circuit depends on the frequency, initial current value, internal damping caused by parasitic and the ratio between L and



C. In this aspect the demonstrator can support best analysis if the frequency is similar as in HV DC CBs. It is understood that internal damping will be different, but the relative impact of various parameters will be retained in the demonstrator.

In the task 6.6 the resonant circuit parameters LC will be varied and their impact will be analyzed in more depth.

The frequency of the oscillations depends on the values of L and C as:

$$f_{res} = \frac{1}{2\pi\sqrt{LC}} \quad (2)$$

The inductance versus capacitance for the resonance frequency of 3 kHz is shown in Figure 4.4.




Figure 4.4. Inductance vs. capacitance of the resonance circuit for 3 kHz.

When the switch S3 is closed the resonance current is the same as the current in switch S3. It is essential to accurately analyse this resonant circuit since this determines existence and number of zero crossings. Zero crossings will depend on the peak of initial current, which in turn depends on the size of LC. High initial pulse is desired, but to high value may lead to excessive stress on components.

The equivalent circuit when the S3 is closed and S1 is trying to open is as shown in Figure 4.5. where V_{C0} is the initial capacitor voltage, R_{eq} is the parasitic resistance in the current path, L is the inductor of the resonance circuit, and I_{S3} is the current through switch S3




Figure 4.5. The resonance equivalent circuit when the S3 is closed and S1 is trying to open.



The current I_{S3} can be calculated using LRC circuit equation as follows:

$$\frac{V_{C0}}{s} = \frac{I_{S3}}{Cs} + R_{eq}I_{S3} + LI_{S3}s \quad (3)$$

Where the V_{C0} is the initial capacitor voltage, and the R_{eq} is the parasitic resistance in the current path, while other variables are shown in circuit figures. Rearranging (3) results in (4).


$$I_{S3} = V_{C0} \frac{\frac{1}{L}}{s^2 + \frac{R_{eq}}{L}s + \frac{1}{LC}} \quad (4)$$

The LaPlace domain equation (4) is solved in time domain is given below:


$$I_{S3} = V_{c0} \frac{\sin(\alpha t) e^{-\frac{R_{eq}t}{2L}}}{\alpha L}, \quad \alpha = \frac{\sqrt{4L - CR_{eq}^2}}{2\sqrt{C}L} \quad (4)$$

The resonance current for the given values is shown in Figure 4.6. Considering the experimental responses, the value for parasitic resistance is selected as $R_{eq}=0.05\Omega$. The parameters (L and C) are selected such that the peak resonance current is about 1000A, which is twice the DC CB breaking current ($I_p=500A$).





a) Measured on demonstrator



b) Simulated on PSCAD

Figure 4.6. The resonance current.

It can be seen in (4) that the peak current is dictated by the term $V_{c_0}/\alpha L$, which is plotted in Figure 4.7 for different values of L and C in. It can be seen that the value of $V_{c_0}/\alpha L$ is high for higher C and lower L.






Figure 4.7. The term $V_{c0}/\alpha L$ for different values of L and C.

However it is not possible to select very low L, as this determines the decaying of the current, which can be

observed by the damping factor ($e^{-\frac{R}{2L}t}$) in (4). Low damping is required to enable multiple current zero crossings which improve reliability. The magnitude of the transient oscillating response (damping factor values) for different values of R/L are plotted in Figure 4.8. It can be seen that, to have a low damping factor we need to reduce ratio R/L. Since it is not possible to manipulate R this is done by increasing the inductor size L.






Figure 4.8. Time-domain response of damping factor ($e^{-\frac{R}{2L}t}$) for different values of $\frac{R}{L}$.

The Selected value for the resonance capacitor is $60\mu\text{F}$. The capacitor peak voltage reaches 1400V , and therefore the capacitor voltage rating should be 1500V . Aluminium film capacitors are used so that it can pass the required high current (the resonance current rating is in the range of 1000A).

The resonance circuit inductance is selected as $46\mu\text{H}$. The inductor voltage rating is 1500V . High current is passing through the inductor for a short time hence air core inductor is used where high current density is allowed for short time period.

4.5.7 CAPACITOR CHARGING

A charging resistor is used to charge the resonance circuit capacitor. The charging resistor should be high so that during the fault the capacitor does not discharge through the fault. Also heat dissipation should be limited. The selected value for the charging resistor is $50\text{k}\Omega$. This results in charging time of around 10s .

4.6 THE DC CB CONTROLLER DESIGN

4.6.1 CLOSING PROCESS

The closing process of the mechanical CB is explained here and the control sequence is depicted in Figure 4.9.



- 1- Upon closing command switch S2 is firstly closed and then S1. In our test system load is passive and the capacitor charging can only be achieved if S2 and S1 are closed. In practice Ine will be enrgised in most cases and therefore charging can be achieved from the line side.
- 2- The capacitor is charged during the interval of 10s. After the delay the DCCB is reday for operation.




Figure 4.9. Closing control sequence of the mechanical CB.

4.6.2 OPENING PROCESS

The opening control sequence is depicted in Figure 4.10.

- 1- On receiving the opening signal the switch S1 is commanded to open.
- 2- The S3 is turned ON after a time of t_{op} so that the S1 contacts are open and the current zero crossing is created by resonance current.
- 3- The switch S2 is opened once the dc current is lower than the residual current.
- 4- The swith S3 gate pulses are turned OFF.



Figure 4.10. Opening control sequence of the mechanical CB.

4.7 PSCAD SIMULATION

4.7.1 PSCAD SIMULATION PARAMETERS

A detailed PSCAD model of DC CB is developed in order to study operation and component stresses [11]. The PSCAD model parameters are listed In Table 3. The results from PSCAD simulation will be used to finalise ratings of components and to confirm operation.

Table 3 the parameters used in PSCAD.

$V_{dc}=900V$	$L_{dc}=8mH$
$I_p=500A$	$L=46\mu H$
$I_{tr}=50A$	$C=60\mu F$
$I_{load}=25A$	$R_{eq}=0.15\Omega$



$R_{load}=35 \Omega$	$R_{ch}=100 \Omega$
$T_{op}=4ms$	
S1 close delay= 20ms	S2 close delay= 40ms
S1 open delay= 4ms	S2 open delay= 40ms

4.7.2 CLOSING WITH POSITIVE CURRENT

The PSCAD simulation results are presented for closing the CB at positive current. The control signals of the DC CB are shown in Figure 4.11.

The CB currents are shown in Figure 4.12 and respective CB voltages are shown in Figure 4.13.




Figure 4.11. The control signals of DC CB during closing.






Figure 4.12. Mechanical DC CB currents during closing.






Figure 4.13. Mechanical DC CB Voltage during closing.

4.7.3 OPENING UNDER RATED POSITIVE FAULT CURRENT

The PSCAD simulation results are presented here for opening under positive rated fault current. The fault is detected at time $t=0s$. The control signals of the DC CB are shown in Figure 4.14. The dotted lines show the demand signals sent to S1 and S2. The solid lines for the S1 and S2 show the state of the switches. The CB currents are shown in Figure 4.15 and respective CB voltages are shown in Figure 4.16. Figure 4.17 shows the energy dissipation.






Figure 4.14. The control signals of DC CB during opening.




Figure 4.15. Mechanical DC CB current during opening.



PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 691714.




Figure 4.16. Mechanical DC CB Voltages during opening.




Figure 4.17. Mechanical DC CB Energy.



4.7.4 OPENING UNDER HIGH IMPEDANCE FAULT WITH POSITIVE CURRENT

The PSCAD simulation of opening the CB under high impedance fault is illustrated here. The fault is detected at time $t=0s$. The control signals of the DC CB are the same as shown in Figure 4.14. The CB currents are shown in Figure 4.18 and respective CB voltages are shown in Figure 4.19.




Figure 4.18. Mechanical DC CB currents during opening under high impedance fault.






Figure 4.19. Mechanical DC CB Voltage during opening under high impedance fault.

4.7.5 OPENING UNDER FAULT WITH NEGATIVE CURRENT

The PSCAD simulation results for opening the CB with negative fault current are presented here. The fault is initiated at time $t=0s$. The control signals of the DC CB are the same as shown in Figure 4.14. The CB currents are shown in Figure 4.20 and respective CB voltages are shown in Figure 4.21.






Figure 4.20. Mechanical DC CB current during opening with negative fault current.



PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 691714.




Figure 4.21. Mechanical DC CB Voltage during opening with negative fault current.

Table 4 summarises the PSCAD analysis of component stresses.

Table 4. The voltage and current stress on the components.

Component	Voltage Stress (V)	Current Stress (A)
S1	1400	500
S2	1000	500
S3	1000	1000
C=60 μ F	1400	1000
L=46 μ H	1400	1000



4.7.6 VERIFYING ZERO CROSSINGS

Figure 4.22 shows the simulation results for the case when S1 intentionally stays closed. It can be seen that the S1 current has crossed zero four times. The number of crossings can be changed by changing the resonance circuit parameters. The resonance current is sensitive to the parasitic resistance of the circuit. Higher parasitic results in lower resonance current and higher the rate of current decaying. The parasitic resistance of the experimental setup is measured and used in the simulation.




Figure 4.22. The PSCAD simulation results of Mechanical DC CB in case the S1 remain closed through the fault.

4.8 EXPERIMENTAL TESTING

4.8.1 EXPERIMENTAL CIRCUIT SET UP

The experimental circuit configuration is shown in Figure 4.23, while photograph is shown in Figure 4.24. The list of components is shown in Table XVI. The CB has been tested at different conditions, different timing of current injection and different grading components.

In particular, the following operating conditions are verified:

- Positive rated fault current
- Positive low fault current,
- Negative rated fault current,
- Negative low fault current,



PROMOTiON – Progress
on Meshed HVDC Offshore
Transmission Networks

This project has received funding from the European
Union's Horizon 2020 research and innovation
programme under grant agreement No 691714.

With mechanical DC CB there is substantial difference between interruption in positive and negative directions as it is seen in simulations in the previous section. Therefore negative fault current will be tested experimentally.

The selection of grading parameters is very difficult since variation in operating speed of interrupters is not known and also parasitic parameters are uncertain. Therefore procedure from [29] is used for initial value of parameters and experimental testing is adopted to select final values. The following parameters are varied:

- C_g ,
- R_g ,
- Time delay of S3 switch.

All the tests have been carried out at the initial dc voltage (V_{dc}) of 1000V (controlled voltage is 900V). Table XVI in the Appendix shows the parameters of the mechanical DCCB demonstrator.

It is noted that each test is repeated twice. However the contactors have been replaced several times during these tests because of wearing. This makes some small inconsistencies between the results. Much more detailed testing will be done in task 6.6 which studies failure modes.




Figure 4.23. Experimental circuit configuration.




Figure 4.24. Photograph of the mechanical DC CB low voltage demonstrator.

4.8.2 POSITIVE RATED FAULT CURRENT, $R_g = 7.5k\Omega$, $C_g = 50nF$, S_3 TRIGGERED $5ms$ AFTER S_1

In the first test, the grading resistors and capacitors are $7.5k\Omega$, and $50nF$ respectively. The fault is initiated at $t=-0.4ms$. Fault current detection threshold is $50A$ which occurs at $t=0s$. At this time the S_1 is commanded to open. The contacts of the S_1 begin to separate at around $t=3.2ms$. The contacts start arcing as soon as the contacts get separated. This can be seen from the voltage increase in arrester voltage shown in Figure 4.25. Once the contacts are separated sufficiently, the injection switch S_3 is triggered. In this test S_3 is triggered at $t=5ms$ and the resonance current (I_{s3}) creates a current zero crossing in S_1 and turns the S_1 OFF. Once the S_1 is OFF the fault current is commutated to the arresters and decays to zero, as shown in Figure 4.26.

The voltages across the contactors in S_1 are shown in Figure 4.27. It can be seen that while the contactors are arcing, their voltages are different. This is due to small mismatch between the contactors opening speed. Once the arcing is extinguished by the resonance current, all the voltages are the same.

It is seen that the arc voltage across three contactors raises to the same level as the DC voltage just before the current injection. This has the effect of limiting current but clearly the abrupt current interrupting occurs because of injection of resonant current. The high arc voltage is a consequence of air insulating medium and multiple break points in the contactors. This phenomenon will be different in the high-voltage DCCB which uses vacuum interrupter.






Figure 4.25. DC voltage, S1 current and arrester voltage during fault clearing.




Figure 4.26. Residual switch (S2), and resonance switch (S3) current during fault clearing.




Figure 4.27 Voltages across the contactors in S1 during fault clearing.

4.8.3 POSITIVE RATED FAULT CURRENT $R_g = 7.5k\Omega, C_g = 50nF$, S3 TRIGGERED 4.7ms AFTER S1

In this test S3 is triggered 4.7ms after S1 with the same grading resistors and capacitors as in the previous test. The results are shown in Figure 4.28, Figure 4.29, and Figure 4.30. It is seen that waveform is better since arcing lasts for shorter period which means that contact separation distance at 4.7ms is adequate for the applied voltage stress. Shorter arcing is better since contact wearing is reduced. Figure 4.31 shows the measured energy dissipation which is derived by multiplying voltage and current through arrester with the concerned time interval. The energy is slightly different from PSCAD results in Figure 4.17 since DC voltage drop is not accurately represented in PSCAD.




Figure 4.28 DC voltage, S1 current and arrester voltage during fault clearing.






Figure 4.29 Residual switch (S2), and resonance switch (S3) current during fault clearing.




Figure 4.30 Voltages across the contactors in S1 during fault clearing.




Figure 4.31 Energy dissipated during fault clearing.



4.8.4 POSITIVE RATED FAULT CURRENT $R_g = 7.5k\Omega, C_g = 100nF$, S3 TRIGGERED 4.7ms AFTER S1

Figure 4.32 and Figure 4.33 illustrate the test results for $V_{dc} = 900V$, with grading capacitor $C_g = 100nF (\pm 5\%)$ and resistor $R_g = 7.5k\Omega$. It shows that the arc voltage sharing has not been improved compared to the previous case in 4.8.3. This is due to the asynchronous opening time of the contactors. In addition, the tolerances in grading elements ($\pm 5\%$) contribute to imperfect sharing.

Detailed studies will be performed in task 6.6 to evaluate possible impact on dc cb failures.




Figure 4.32 Voltages across the contactors in S1, and arrester during fault clearing.




Figure 4.33 Supply voltage and current through S2.



4.8.5 POSITIVE RATED FAULT CURRENT $R_g = 7.5k\Omega$, $NO C_g$, S3 TRIGGERED 4.7ms AFTER S1

In this test the S3 is triggered 4.7ms after S1 with the same grading resistors as in the previous test. However, the grading capacitors are removed from the CB in order to evaluate the impact of capacitors. The results are shown in Figure 4.34, Figure 4.35, and Figure 4.36. It is seen that voltage balancing across S1a, S1b and S1c is deteriorated compared with the topology using grading capacitors in the previous section.




Figure 4.34 DC voltage, S1 current and arrester voltage of mechanical DC CB during fault clearing.




Figure 4.35 Residual switch (S2), and resonance switch (S3) current during fault clearing.




Figure 4.36 Voltages across the contactors in S1 during fault clearing.

4.8.6 POSITIVE RATED FAULT CURRENT $R_g = 22k\Omega$, NOC_g , S3 TRIGGERED 4.7ms AFTER S1

In this test the S3 is triggered 4.7ms after S1 with the grading resistors increased to 22kΩ, and the grading capacitors are removed. The results are shown in Figure 4.37, Figure 4.38, and Figure 4. It is seen that larger grading resistors deteriorate voltage balance across three switches.




Figure 4.37 DC voltage, S1 current and arrester voltage during fault clearing.






Figure 4.38 Residual switch (S2), and resonance switch (S3) current during fault clearing.




Figure 4.39 Voltages across the contactors in S1 during fault clearing.

4.8.7 NEGATIVE RATED FAULT CURRENT $R_g = 7.5k\Omega, C_g = 50nF$, S3 TRIGGERED 4.7ms AFTER S1

In this test the CB is tested to interrupt a negative fault current which is achieved by reversing polarity of DC CB connections. Hence all the voltages and currents of the CB are negative. The test is carried with grading resistors and capacitors of 7.5kΩ and 50nF respectively. The S3 is triggered at 4.7ms after S1 for consistency with positive current test. Better results are obtained with slightly earlier triggering for negative fault current since the first peak of resonance current is in-phase with the fault current and only the second half cycle creates current zero crossing in S1. However it for comparisons DCCB operates with a fixed trigger time for all possible fault scenarios.

The results are shown in Figure 4.40, Figure 4.41, and Figure 4.42. Successful opening at 500A is demonstrated. The results are in agreement with the studies in [10].






Figure 4.40 DC voltage, S1 current and arrester voltage of mechanical DC CB during fault clearing.




Figure 4.41 Residual switch (S2), and resonance switch (S3) current of mechanical DC CB during fault clearing.




Figure 4.42 Voltages across the contactors in S1 of mechanical DC CB during fault clearing.



4.8.8 HIGH IMPEDANCE FAULT $R_g = 7.5k\Omega, C_g = 50nF$, S3 TRIGGERED 4.7ms AFTER S1

The high impedance fault test is carried out. The results are shown in Figure 4., Figure 4.39, and Figure 4.40. It can be seen that the CB can successfully open at current of around 65A. It is also seen that interruption happens when resonant current is injected. The arc voltage is quite high and close to DC voltage which implies that for this topology the interruption could occur eventually even without resonant current injection. This phenomenon is different from what would be expected in an HV vacuum interrupter employed in HV DC CBs.




Figure 4.43 DC voltage, S1 current and arrester voltage during high impedance fault clearing.




Figure 4.39 Residual switch (S2), and resonance switch (S3) current during high impedance fault clearing.



PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 691714.




Figure 4.40 Voltages across the contactors in S1 of mechanical DC CB during high impedance fault clearing.



PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 691714.

5 5 KV DCCB TEST CIRCUIT

5.1 CIRCUIT DIAGRAM AND COMPONENTS

5.1.1 TEST SYSTEM DESCRIPTION

At the University of Aberdeen, a 5 kV DCCB test circuit has been developed, capable of withstanding DCCB voltage stress of up to 10 kV, and higher fault currents, compared with the 900V test circuit. Figure 5.1 shows the circuit diagram of the 5 kV DCCB test circuit. The voltage rating of T_f and D_5 is increased to 10 kV to allow for higher voltage stress on the equipment under test. The capacitor bank C_b is rated for 5.2 kV. The circuit components are listed in section 5.1.6.




Figure 5.1 – DCCB test system schematic

The charging circuit is designed to provide DC voltage of at least 5 kV. The input AC voltage is regulated by the variac and boosted by the step-up transformer. Considering the nominal AC grid voltage level in the lab is 240 V, the variac can produce between 0 and 271 V at its output (in the ideal case). The step-up transformer can produce up to 4070 V at its output, and the diode rectifier can provide up to 5755 V peak-to-peak DC voltage. Because of large capacitor bank size, the voltage ripple is small and roughly the same average DC voltage will appear across the capacitor bank. Considering the C_b rating of 5.2 kV, this represents 10 % overvoltage, with the maximum allowed 50 %. Overvoltage has the effect of reducing the capacitor lifetime, but that is inconsequential in this application since C_b will only be charged for short periods of time. Furthermore, the actual attainable DC voltage will be lower than the theoretical value because of parasitics.

The diode bridge is used to rectify stepped-up DC voltage. Each of the rectifier diodes $D_1 - D_4$ physically consists of four 1.7 kV diodes, giving a total voltage rating of 6.8 kV. The capacitor charging current is limited by 22 Ω resistor R_c . 40 s after the charging is initiated by closing S_1 , S_2 closes and bypasses R_c to speed up the charging and boost the output DC voltage. Once the capacitor bank is charged, the charging circuit is disconnected by the simultaneous opening of S_1 and S_2 . The ACCB is permanently closed by default and opens only if tripped by overcurrent. The ACCB configuration is discussed in more detail in section 5.1.4 while the control system logic is described in section 5.1.5.



Capacitor C_b is implemented as a 5x4 matrix of 590 μF , 1.3 kV capacitors with a cumulative rating of 737.5 μF , 5.2 kV. R_d is a 500 k Ω discharge resistor. Time constant of C_b discharging through R_d is 370 s. Capacitor discharge time, commonly defined as 5τ , is approximately 31 minutes. An LED light will be installed in series with R_d to indicate the state-of-charge of the capacitor bank. The LED is selected to give maximum illumination at 5 kV which, considering the size of R_d , requires the current rating of 10 mA. Resistance of the LED light is 2.4 k Ω which does not significantly reduce the level of leakage current through R_d .

Firing thyristor T_f energizes the DCCB circuit. As the capacitor discharges, the current through the DCCB rises. The current rise time can be regulated by changing the value of the inductor L_{dc} . Freewheeling diode D_5 prevents capacitor voltage reversal. When the capacitor voltage reaches zero, D_5 takes the current flowing through the DCCB (unless it was already interrupted). Because the resistance of the formed loop is fairly modest (around 0.5 Ω), the current in the freewheeling diode will hold for tens of milliseconds before the inductor energy is fully dissipated. This is sufficient to test any DCCB topology.

T_f turns off naturally when D_5 takes the current, disconnecting the capacitor bank from the DCCB circuit. Resistor R_r is used to prevent high surge currents through rectifier diodes. R_r is set to 10 Ω which causes a negligible voltage drop and does not impact the capacitor charging in any way. The peak voltage drop across R_r with a fully charged capacitor is merely 0.22 V.

If the current is interrupted before capacitor voltage reaches zero, capacitor bank will remain partially charged. Caution needs to be exercised if hardware alterations are made between tests, making sure that the capacitor bank is always fully discharged and the charging circuit is not energized. The capacitor voltage is indicated by the LED light, as well as a digital display on the control panel. C_b can be discharged using two methods: by firing T_f again (quick discharge) or through resistor R_d (slow discharge). The latter may be required if some DCCB component fails and it is undesirable to induce high currents in the DCCB (which may destroy further components).



5.1.2 VOLTAGE BALANCING

5.1.2.1 RC SNUBBER

Thyristor T_f consists of eight 1.7 kV switches connected in series. As the peak DCCB voltage of 10 kV is expected, each switch takes 1.25 kV in ideal circumstances, a safety margin of 36 %. During thyristor turn-on, it is unlikely that all the switches will turn on at the same time. RC snubbers are therefore installed to balance switch voltages during switching transients.

The recommended starting point for the snubber design is making the snubber capacitor twice as large as the junction capacitance of the switch. For the component in question, junction capacitance is 273 pF so the recommended snubber capacitor is 546 pF. However, the actual capacitance is selected as $C_s = 2.7 \text{ nF}$ to assist with voltage balancing.

Thyristor turn-on time is not specified in the datasheet. The turn-off time, which is generally longer than the turn-on time, is 150 μs . Taking this conservative value and setting it as the time constant of the RC snubber, the snubber's resistance is calculated as $R_s = \tau_s / C_s = 55 \text{ k}\Omega$. The peak voltage across the switch is $V_{pk} = 1.7 \text{ kV}$ so the maximum power that can appear in the resistor is $P_{pk} = V_{pk}^2 / R_s = 52.5 \text{ W}$. Ideally, P_{pk} should not exceed five times the rated resistor power. Taking into account V_{pk} and P_{pk} , a 50 k Ω , 25 W resistor satisfying both criteria is selected. The finalized snubber has the time constant of 135 μs which is sufficiently close to the target value.

5.1.2.2 GRADING RESISTORS

A 1 M Ω resistor is added across each thyristor T_f and diode D_5 to assist with voltage balancing. Assuming the peak capacitor voltage of 5.5 kV, each thyristor blocks 688 V while each diode blocks 550 V. The power dissipation of each grading resistor is 0.47 W across the thyristor and 0.30 W across the diode. The power rating of each resistor is 0.5 W so this level of power dissipation is acceptable. A voltage of up to 10 kV can appear across both T_f and D_5 during transients, but their duration would only last tens of milliseconds.



5.1.3 RD AND RLED

There are some concerns that the LED light could be overloaded because of variations in the resistance of R_d . The proposed LED in Table 5.3 lists the components utilized in the test circuit, their quantity and their stock number on RS/Mouser/Farnell. All major components are listed but the list is not comprehensive. Some components such as low-power resistors are expected to be readily available in the lab and therefore are not listed.

Table 5.3 has nominal voltage rating of 24 V DC and current rating of 10 mA. Consequently, the equivalent resistance $R_{LED} = 2.4 \text{ k}\Omega$. The rated insulation voltage of the light is 250 V while the impulse withstand voltage is 2.5 kV.

R_d physically consists of multiple resistors with 1% tolerance. The voltage applied across the LED light is obtained as

$$V_{LED} = \frac{R_{LED}}{R_d(1 + \Delta R_{rel}) + R_{LED}} \cdot V_C \quad (1)$$

Where ΔR_{rel} is relative resistor tolerance and V_C is capacitor bank voltage. Assuming capacitor bank voltage of 5 kV, the voltage across the LED switch for different values of ΔR_{rel} is summarized in Table 5.1. It is shown that the differences are negligible and the variations in actual resistor values should have no impact on the performance of the LED pilot light. This can be explained by the fact that R_{LED} constitutes merely 0.5% of R_d . The current through R_d and R_{LED} is almost solely determined by R_d so (1) can be approximated as

$$V_{LED} \approx \frac{V_C}{R_d(1 + \Delta R_{rel})} \cdot R_{LED} \quad (2)$$

Function (2) is quasi-linear around the reference point ($\Delta R_{rel} = 0$) from which it follows that the relative difference in V_{LED} is roughly equal to ΔR_{rel} . In other words, a $\pm 1\%$ change in R_d induces a variation in V_{LED} of roughly the same magnitude (but opposite sign). This can be verified in Table 5.1 where a 2% swing in R_d value between +1% and -1% induces a 0.48 V swing in V_{LED} , also equal to 2% of the nominal pilot light voltage.

Table 5.1 – LED light voltage versus relative resistor tolerance

ΔR_{rel}	V_{LED}
-1%	24.13 V
0%	23.88 V
1%	23.65 V



5.1.4 ACCB

Trip curve (B) for the selected 10 A ACCB is shown in Figure 5.2. The instantaneous (electromagnetic) tripping activates between 3-5x the rated current I_n (30-50 A) which is sufficient for preventing the external 63 A RCB fuse from blowing. Between 1-3x I_n , the breaker operates with thermal trigger which permits temporary overload. The rms value of the inrush current is around 11.3 A (16 A peak). The tripping time corresponding to this current level is tens to hundreds of seconds which avoids unwanted tripping when charging an empty capacitor bank.




Figure 5.2 - ACCB trip curve (B)



5.1.5 CONTROL SYSTEM AND MEASUREMENTS

5.1.5.1 FRONT PANEL CONTROLS

The DCCB test circuit's control panel is shown in Figure 5.3. The panel consists of (from left to right):

- “Vdc” digital display showing the voltage across the main capacitor bank C_b in volts.
- “Trip delay %” and “Fault delay %” potentiometers for applying the time delays to the DCCB trip signal (“Trip delay”) and the fault-inducing signal (“Fault delay”).
- “High voltage” LED light, indicating the state of the charge of the main capacitor bank. To be used in conjunction with the “Vdc” display for safety.
- “WRITE” button and “DC CB ON/OFF” toggle switch for controlling the equipment under test (DC circuit breaker).
- “Fault” push button for inducing the fault and tripping the DCCB.
- “Charging ON/OFF” toggle switch for initiating and terminating the capacitor charging sequence.
- “Trip delay %” and “Fault delay %” digital displays for reading the precise value of the potentiometers of the same name.

The front panel also contains three unused components:

- The potentiometer right of the “Trip delay %” potentiometer.
- The small digital display above the “Charging ON/OFF” toggle switch.
- The small toggle switch below the “Fault delay %” digital display.



Figure 5.3 – Test circuit's control panel



5.1.5.2 CONTROL LOGIC

The simplified test circuit's control system logic is shown in Figure 5.4. The circuit is operated by a toggle switch, a push button and two potentiometers. The toggle switch controls the charging circuit. If the switch is set to 1, S_1 closes instantaneously while S_2 closes after a delay of 40 s. This arrangement ensures that the initial inrush current is limited while the charging at later stages is sped up. If the switch is set to position 0, both the S_1 and S_2 open instantaneously and disconnect the charging circuit from the grid.




Figure 5.4 – Test circuit's control system logic

The push button fulfils a dual function of inducing the fault (by firing T_f) and tripping the DCCB. The time delays associated with both of these functions are fully controllable by the two potentiometers. The output voltage of each potentiometer is converted to a percentage and displayed on the associated digital display. The time delay applied to tripping the DCCB or inducing the fault is

$$T_{delay} = T_{base} \cdot K_{delay} \quad (3)$$

, where T_{base} is the base time constant and K_{delay} is the delay factor, given between 0 and 100 %. K_{delay} corresponds to the value shown on the digital display. T_{base} is defined in the Arduino code and has a different value for the trip delay (2 ms) and the fault delay (20 ms). Arduino code is provided in the appendix. In normal circumstances, only one of the two delays will be applied while the other one will be zero. However, operating the circuit with both delays also works, with the “net delay” being applied between tripping the DCCB and applying the fault. For safety, inducing the fault and tripping the DCCB is only possible if the charging circuit is disconnected,



otherwise pressing the push button has no effect. The DCCB can however be opened manually at any time by moving the “DC CB ON/OFF” switch into the OFF position.

5.1.5.3 CHARGING CIRCUIT LOGIC IMPLEMENTATION

The charging circuit’s electrical control circuit diagram is shown in Figure 5.5. The operating coil voltage of all contactors and relays is 230 V AC so a dedicated power supply is not required. Closing the toggle switch energizes all three relays. S_1 is immediately closed (initiating capacitor charging) while S_2 closes with a 40 s delay. The ON delay is implemented using a separate timer relay. The third relay controlled by the toggle switch is the normally closed (NC) relay, implemented by a small single pole, double throw contactor. This relay is used for safety purposes and prevents the push button from inducing the fault in the main circuit while charging is enabled. Moving the toggle switch into the off position de-energizes the control circuit and opens contactors S_1 and S_2 . The NC relay simultaneously closes which enables the push button to induce the fault.




Figure 5.5 – Charging circuit’s electrical control circuit diagram

5.1.5.4 FAULT INDUCING AND DCCB TRIPPING LOGIC IMPLEMENTATION

The electrical implementation of the fault-inducing and DCCB tripping logic is shown in Figure 5.6. The circuit operates at the 10 V supply voltage level which powers the time delay controllers, thyristor drivers and the Arduino digital signal processor (DSP). 10 V are provided by a dedicated DC power supply.

The centrepiece of the controller is the Arduino DSP, and the controls are implemented around its capabilities. The Arduino works with the supply voltage between 7 and 12 V while the inputs and outputs, both analogue and digital, operate between 0 and 5 V. A 10 V power supply is chosen to simplify scaling the input signals to 5 V (1:1 ratio) while, at the same time, powering the Arduino from the same power source.

Both time delay controllers are implemented as a 1 kΩ potentiometer in series with a 1 kΩ resistor. The potentiometer regulates the voltage at the analogue input of the Arduino between 0 and 5 V. A panel meter takes the readings from the tap and scales them to a range between 0 and 100 (%). The same value appears in Arduino code, as explained in section 5.1.5.2. The panel meters are configured to the measurement range between 0-5



V. The scaling of output variables is performed internally in the meter, by defining the desired output at the two boundaries of the measurement range. The selected values are 0 for 0 V and 100 for 5 V.




Figure 5.6 – Fault inducing and DCCB tripping circuit

Because of potentiometer’s tolerance (10 %) and the finite internal resistance of the panel meter (43.15 kΩ), the voltage at the Arduino’s analogue input may be lower than 5 V when the potentiometer tap is set to its maximum resistance position. As a result, it may not be possible to achieve the maximum time delays specified in section 5.1.5.2. However, this should not have any practical significance. With the potentiometer’s resistance out by -10 % from the nominal value (at 900 Ω), the Arduino input voltage drops to 4.74 V or 5.2 % below the maximum. The base time constants from (3) should be defined with a considerable margin (around 100 %) compared to the desired opening time, and K_{delay} should remain well below 90 % in most experiments. If required, K_{delay} of 100 % can be obtained by increasing the supply voltage but this is strongly advised against. Increasing the power supply voltage too far may have unforeseen consequences on Arduino and the thyristor drivers and may overload these components.

The Arduino is interfaced with the Texas Instruments (TI) DSP controlling the DCCB under test. Since the TI DSP operates at voltage levels between 0 and 3 V, a resistive voltage divider is utilized to scale Arduino’s 5 V output to 3 V. Only one signal is sent to the TI DSP, the breaker trip signal.

The test circuit is activated by pressing the push button, as explained in 5.1.5.2. The push button energizes the resistive voltage divider and applies 5 V to Arduino’s digital input. Arduino then calculates the time delays and sends the “Fire T_f ” and “Trip DCCB” signals accordingly.

The thyristor driver circuit is shown in Figure 5.7. Since T_f consists of 8 series-connected thyristors, eight thyristor drivers are utilized. The drivers must be isolated from one another, and this is achieved by powering each thyristor gate from a separate 9 V battery and using an optocoupler for galvanic isolation from the control circuit. Two optocouplers (OCs) are employed in a cascaded configuration. OC 1 provides 13.9 kV isolation but only



allows 50 mA collector current, which is insufficient to reliably turn on the thyristor. OC 2 provides only 4 kV isolation but allows 550 mA collector current. OC 1 therefore isolates the thyristor driver circuit from the control circuit (which is on ground potential) while OC 2 drives the thyristor gate pulse. The resistors in Figure 5.7 limit the current through the photodiodes and phototransistors. OC 1 diode current is limited to 37 mA (75 mA max), OC 1 transistor/OC 2 diode current to 16 mA (50/25 mA max) and OC 2 transistor current to 410 mA (550 mA max).




Figure 5.7 – Thyristor driver circuit

A MOSFET is used to activate the gate drivers, with one MOSFET being connected in series with all eight drivers. The MOSFET is driven directly by Arduino and a 220 Ω gate resistor is utilized to limit the initial gate current to 23 mA, 40 mA being the maximum the Arduino can provide. Peak MOSFET source current is eight times the LED current or 296 mA (24 A max).

The Arduino pin designation is given in Table 5.2. The signal name refers to Figure 5.6 for the digital signals and Figure 5.3 for the analogue signals. A brief signal description is provided to assist with identifying each signal in the actual setup. A copy of the signals on pins 2, 12 and 13 is provided on pins 49, 51 and 53 for triggering the oscilloscope. The oscilloscope can be triggered on the press of the “Fault” button, on the “Trip DCCB” signal or on the “Fire T_f ” signal. The suitability of each signal will depend on the application.



Table 5.2 – Arduino pin designation

Pin	Type	Signal name	Description
2	Digital input	Button pressed	“Fault” button on the control panel
12	Digital output	Trip DCCB	Powers the 2.2/3.3 k Ω voltage divider feeding into the DCCB-controlling DSP
13	Digital output	Fire T_f	Controls the MOSFET for activating thyristor drivers
A0	Analogue input	Trip delay %	Top potentiometer on the control panel
A1	Analogue input	Fault delay %	Bottom potentiometer on the control panel
49	Digital output	Button pressed	Signal copy for oscilloscope trigger
51	Digital output	Trip DCCB	Signal copy for oscilloscope trigger
53	Digital output	Fire T_f	Signal copy for oscilloscope trigger



5.1.5.5 DC VOLTAGE MEASUREMENTS

The implementation of DC link's voltage measurements is shown in Figure 5.8. Resistor R_d is implemented as a series connection of four $100\text{ k}\Omega$ resistors and two $50\text{ k}\Omega$ resistors. All resistors have 1% tolerance. The digital "Vdc" display is represented as a non-ideal voltmeter V_{disp} with shunt resistance of $3\text{ M}\Omega$. The maximum voltage that can be applied across the instrument is 600 V . Given the voltage transfer ratio of the circuit (calculated below), this is satisfied as long as the capacitor voltage is below 6.2 kV , which will always be the case.




Figure 5.8 – Implementation of voltage measurements

The required scaling ratio of the instrument's display is calculated from Figure 5.8. The meter, in parallel with the $50\text{ k}\Omega$ resistor, produces $49.18\text{ k}\Omega$. The total branch resistance across which V_c is applied is therefore $501.58\text{ k}\Omega$. Applying the voltage divider rule, V_{disp} is obtained as

$$V_{disp} = 0.0981 \cdot V_c \quad (4)$$

The voltage transfer ratio is therefore

$$V_c/V_{disp} = 10.1988 \quad (5)$$

The panel meter's scaling is configured by defining two input points V_a and V_b and two output points A and B . The meter's display will show A for the input of V_a and B for the input of V_b . Any two V_a and V_b points can be chosen, but it is recommended to use the points at the extremes of the input measurement range. The points chosen are $V_a = 0\text{ V}, A = 0, V_b = 500\text{ V}, B = 5099$.



5.1.6 LIST OF COMPONENTS

Table 5.3 lists the components utilized in the test circuit, their quantity and their stock number on RS/Mouser/Farnell. All major components are listed but the list is not comprehensive. Some components such as low-power resistors are expected to be readily available in the lab and therefore are not listed.

Table 5.3 – DCCB test circuit component list

Component	Item	Quantity	RS/Mouser/Farnell stock no
Variac	230/0-260 V variac transformer	1	Already available
Step-up transformer	220 V, 3A primary, 3.3 kV, 0.2 A secondary	1	Custom ordered
$D_1 - D_4$	Semikron 1700 V, 1.45 A diodes	16	505-2977
D_5	IXYS 1200V 120A, Dual Diode*	5	192-332
C_b	Cornell Dubilier 590 μ F, 1.3 kV	20	598-947D591K132DJRSN
R_c	TE Connectivity 22 Ω , 750 W resistor	1	701-5765
R_r	Arcol HS100 10 Ω , 100 W resistor (6.4 kV rating)	1	188-122
R_d	Ohmite 850 100 k Ω , 50 W resistor, 1% tolerance (1170 V rating)	4	893-3425
R_d	Vishay 50 k Ω , 50 W resistor, 1% tolerance	2	71-RH05050K00FE02
T_f	IXYS 1600 V, 190 A Dual Thyristor Module	4	194-041
ACCB	Schneider Electric Acti 9 iC60H, 10 A, 2-pole circuit breaker	1	791-3199
S_1, S_2	Schneider Electric Tesys GC, 25 A, 230 V 2-pole contactor	2	243-9810
LED indicator	LED pilot light 24 V, 10 mA	1	610-1345
C_s	Vishay ceramic 2.7 nF, 3 kV capacitor	8	716-7337
R_s	Caddock 50 k Ω , 25 W resistor (2.1 kV rating)	8	377-8318
T_{ON}	RS PRO ON delay timer	1	896-6810
Toggle switch	Arcoelectric SPST 250 V toggle switch	1	861-0270
NC relay	RS PRO SPDT 240 V, 16 A non-latching relay	1	121-7809
Panel meter	Autonics MT4W panel meter	2	1736825
Panel meter "Vdc"	Baumer PA403.008AX01	1	194-2971
OC 1	Vishay CNY65A, 13.9 kV isolation	8	918-9830
OC 2	International Rectifier PVD13NPbF	8	830-3436
Batteries	RS PRO Alkaline 9V Battery	8	826-4435
MOSFET	Infineon IRL2703PbF 30 V, 24 A	1	541-2177

* The item is listed as 2200 V on the RS website by mistake. It should be 1200 V.



PROMOTiON - Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 691714.

5.2 SIMULATION RESULTS

5.2.1 CAPACITOR CHARGING

Figure 5.9 shows relevant system variables for the capacitor charging process: primary and secondary voltage, capacitor voltage, primary and secondary current, instantaneous and continuous (rms) power through the charging resistor R_c . The input (variac) voltage is set to 260 V to produce the maximum capacitor voltage and inrush current.

The charging resistor R_c is bypassed at 40 s. The initial charging current peak is the same as the one occurring at 40 s, confirming this is the optimal time to close S_2 . Primary transformer current peaks at 15.5 A while the secondary transformer current peaks at 1 A. The inrush current is 5x the rated transformer current while the transformer is designed to withstand 25x the rated current. The secondary current is also below the rating of the diode rectifier (1.45 A). The peak power dissipation in the charging resistors is 5.3 kW (3.0 kW rms) while its power rating is 750 W. This temporary overload is acceptable given its temporary character and in line with the manufacturer specifications.

Peak capacitor voltage of 5.3 kV is obtained in the simulation. The nominal voltage rating of the capacitor bank is 5.2 kV but temporary overload of up to 150 % is permitted according to the datasheet. Given the sporadic nature of tests and short periods of time the capacitor bank will be energized for, this temporary overvoltage is acceptable. Full capacitor charging takes around 60 s.

5.2.2 CAPACITOR DISCHARGING

Discharging of the test circuit (induced fault) is illustrated in Figure 5.10. The capacitor bank is pre-charged to 5.7 kV which represents the maximum attainable DC link voltage. L_{dc} is set to 3.77 mH while the inductor's series resistance is 0.23 Ω , in accordance with the previously taken impedance measurements. The thyristor T_f is fired at $t = 0.1$ s.

The peak DC current achieved in this test is 2.3 kA and this is likely to be the limitation of the actual circuit as well. The current reaches its peak in 2.5 ms and tails off in approximately 60 ms. The diode rectifier current peaks at 2.9 A in the simulation. This estimate is unlikely to be very accurate because of PSCAD's simplified representation of semiconductors and the neglect of parasitic inductances and resistances of the connecting cables in the model. However, the simulation should provide a rough estimate of the value, at the very least to the correct order of magnitude. Since the surge current rating of $D_1 - D_4$ is 60 A, the estimate of 2.7 A is well below the limit and accounts for merely 0.13 % of the capacitor current.

The simulation is also used to assess the overcurrent capability of the thyristor. The I^2t integral of thyristor current is 48.5 kA²s, much lower than the 180 kA²s specified in the thyristor datasheet. Since the test is performed with the maximum attainable fault current, it is concluded that the overcurrent capability of thyristors is suitable for this application.






Figure 5.9 – Capacitor bank charging



PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 691714.




Figure 5.10 – Capacitor bank discharging



PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 691714.

5.3 EXPERIMENTAL RESULTS

The DCCB test circuit was extensively tested before applying any faults to ensure that all components function as intended. Due to the nature of these tests, most have not been documented and only the selected few are presented in this chapter.

5.3.1 CAPACITOR CHARGING

Figure 5.11 shows the variac currents and the capacitor voltage during capacitor bank charging to 5 kV. The green curve shows the voltage of a single capacitor, equal to one quarter of the total capacitor bank voltage. The yellow and blue curves denote the variac primary (grid) and secondary (step-up transformer) currents respectively. The top figure shows the initial inrush current following S_1 closing, when C_b is fully discharged. The bottom figure shows the inrush current following S_2 closing, when the charging resistor R_c is bypassed.

The measured AC current peaks are slightly lower than those obtained by PSCAD simulation. This discrepancy arises because the secondary variac voltage is set to 260 V in the simulation but only 240 V in the experiment. Given the good agreement between the measured and simulated values, the conclusions from section 5.2.1 also apply here. The experimental results also confirm that the closing delay of S_2 is set up correctly, since the current peaks in the top and the bottom figure are very similar. This minimizes the charging time (which takes around 60 s) while ensuring the ACCB does not trip.







Figure 5.11 – Variac currents (yellow/blue) and capacitor voltage (green) during capacitor bank charging. Top: S1 closing, Bottom: S2 closing



PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 691714.

5.3.2 CAPACITOR DISCHARGING

Figure 5.12 shows the DCCB inductor current (channel 4) and the single capacitor voltage (channel 3) for the discharging test at the nominal voltage level of 5 kV. The peak inductor current of 2.3 kA is obtained while the time to peak is approximately 2 ms.

The experimental waveforms resemble those from section 5.2.2, but the slight difference in peak current and time to peak indicate that the inductor employed in the test setup is smaller than the one used in PSCAD simulations.

The voltage probe employed for measuring the capacitor voltage exhibits a bias of around -100 V, so the actual peak capacitor voltage is around 1.26 kV. The estimated capacitor bank voltage is four time higher, or 5.04 kV. This is in line with the independent voltage measurements performed using the voltage divider from Figure 5.8, which measured 5050 V across the capacitor bank.



Figure 5.12 – Single capacitor voltage and DCCB inductor current measurements at 5 kV



6 CONCLUSION

A new DC chopper-based test circuit, for testing DC CB, is proposed that largely replicates all important stress conditions on the DC CB. The test circuit employs capacitive storage banks to avoid drawing high current pulse from the grid. The test circuit simulation and experimental results confirm that accurate stresses are applied on the DC CB test unit. The designed and fabricated test circuit is capable of supplying a pulse current of 1000A at 1000V.

A hybrid DC CB is designed, fabricated, and tested. The hardware includes a fast disconnecter capable of operating in 2ms and blocking at least 1500V with 3mm gap. The experimental results show that the hybrid CB can break a fault current of 500A and the share of component stresses represent actual DCCB reasonably well. Further tests with low current and repeated operations show excellent results. A range of experimental results with fast disconnecter are also presented including magnetic braking. The hybrid DCCB demonstrator is also tested for fault current limiting and new voltage control method while UFD contacts are moving.

A 1000V, 500A mechanical DC CB is designed and prototyped. The principal limitation of this demonstrator is that an air switch is used instead of vacuum interrupter. It is concluded that there is a trade off in selecting resonant circuit components, and that the internal resistance plays an important role in damping of oscillating current. Various experimental tests are carried out on the CB. The results show that the mechanical CB is capable of breaking a fault current of 500A. Many tests with different time of current injection have been carried out and it was found that the best time for injecting the resonance current is 4.7ms after sending the command to the S1. The initial study of grading elements across 3 series-connected interrupters is also completed, although this topic will be analyzed in more depth in the forthcoming tasks.

Tests have also been carried out with negative rated fault current and successful interruption is demonstrated. Additionally, tests with high impedance faults demonstrated successful interruption of 65A current.

These demonstrators will be used for further failure mode studies in Task 6.6 and also for confirmation of analytical studies in various tasks in WP6.

In the later stages of the project, a 5 kV DCCB test circuit has been developed at the Aberdeen HVDC research laboratory. The test circuit is capable of providing peak DC current of 2.3 kA and withstanding DCCB-side voltage stress of 10 kV. The test circuit operation has been successfully evaluated in a series of experiments.



7 REFERENCES

- [1] N. Flourentzou, V. G. Agelidis, and G. D. Demetriades, "VSC-based HVDC power transmission systems: An overview," *IEEE Trans. Power Electron.*, vol. 24, no. 3, pp. 592–602, Mar. 2009.
- [2] D Jovcic and K Ahmed "High-Voltage Direct Current Transmission: Converters Systems and DC Grids", Wiley 2015.
- [3] D Jovcic, M.Taherbaneh, J.P.Taisne, S.Nguefeu, "Topology assessment for 3 + 3 terminal offshore DC grid considering DC fault management" *IET Generation Transmission and Distribution*, Vol9, issue 3, Feb 2015, pp221-230.
- [4] C. Franck, "HVDC circuit breakers: A review identifying future research needs," *IEEE Trans. Power Del.*, vol. 26, no. 2, pp. 998–1007, Apr. 2011.
- [5] J. Hafner and B. Jacobson, "Proactive hybrid HVDC breakers—A key innovation for reliable HVDC grid," in *Proc. Cigre Symp.*, Bologna, Italy, Sep. 13–15, 2011.
- [6] W. GRIESHABER, J.-P. DUPRAZ, D.-L. PENACHE, L. VIOLLEAU, "Development and test of a 120 kV direct current circuit breaker" *CIGRE Paris 2014*, August 2014, Paper B4-301.
- [7] K. Tahata, S. E. Oukaili, K. Kamei, D. Yoshida, Y. Kono, R. Yamamoto, H. Ito "HVDC Circuit Breakers for HVDC Grid Applications", 11th IET International Conference on AC and DC Power Transmission, 2015.
- [8] THOMAS ERIKSSON, MAGNUS BACKMAN, STEFAN HALÉN "A low loss mechanical HVDC breaker for HVDC Grid applications" *CIGRE Paris 2014*, August 2014, Paper B4-303.
- [9] Promotion Deliverable 6.1 "Develop system level model for hybrid DC CB" December 2016,
- [10] Promotion Deliverable 6.2 "Develop system level model for mechanical DC CB" December 2016,
- [11] Promotion Deliverable 6.9 "Standard DC CB model verification plan and RTDS models" December 2017,
- [12] Promotion Deliverable 6.3 "Develop Component level real time model for hybrid DC CB" June 2018,
- [13] Jovcic and M.H. Hedayati "DC Chopper based test circuit for high voltage DC circuit breakers" *IET ACDC Power transmission*, Manchester, February 2017
- [14] R.P.P. Smeets, A. Yanushkevich, N.A. Belda, R. Scharrenberg "Design of Test-Circuits for HVDC Circuit Breakers" *ICEPE-ST*, Oct. 25-28, 2015 Busan, Korea.
- [15] Hassanpoor, A., Häfner, J., Jacobson, B.: 'Technical assessment of load commutation switch in hybrid HVDC breaker', *IEEE Trans. Power Electron.*, 2015, 30, (1), pp. 5393-5400.
- [16] Dijkhuizen F, Berggren B 'Zoning in High Voltage DC (HVDC) Grid using Hybrid DC breaker' in *Proc. Cigre conf.*, USA, Aug. 2013.
- [17] A. Bissal, J. Magnusson, E. Salinas, G. Engdahl, A. Eriksson, "On the Design of Ultra-Fast Electromechanical Actuators: A Comprehensive Multi- Physical Simulation Model," *Electromagnetic Field Problems and Applications (ICEF)*, 2012 Sixth International Conference on, pp.1-4, June 2012.
- [18] A. Bissal, Modeling and Verification of Ultra-Fast Electro-Mechanical Actuators for HVDC Breakers, PhD Thesis, KTH, Stockholm, 2015.
- [19] M. Hedayati, D. Jovcic "Low Voltage Prototype Design, Fabrication and Testing of Ultra-Fast Disconnecter (UFD) for Hybrid DCCB" *CIGRE B4 colloquium*, Winnipeg October 2017
- [20] T. Takeuchi, K. Koyama, M. Tsukima "Electromagnetic Analysis Coupled with Motion for High-Speed Circuit Breakers of Eddy Current Repulsion Using the Tableau Approach" *Electrical Engineering in Japan*, Vol. 152, No. 4, 2005.
- [21] W. Lin, D. Jovcic, S. Nguefeu, and H. Saad, "Modelling of high-power hybrid dc circuit breaker for grid-level studies," *IET Power Electronics*, vol. 9, no. 2, pp. 237–246, 2016.
- [22] R. Derakhshanfar and et al., "Hybrid HVDC breaker a solution for future HVDC system," in *CIGRE paris 2014*, B4-304.
- [23] M Hedayati and D. Jovcic "Reducing peak current and energy dissipation in hybrid HVDC CBs using Disconnecter voltage control" *IEEE Transactions on Power Delivery*, vol 33, iss 4, pp 2030-2038
- [24] S. Tokuyama K. Arimatsu Y. Yoshioka Y. Kato K. Hirata "Development and Interrupting Tests on 250KV 8KA HVDC Circuit Breaker," *IEEE Transactions on Power Apparatus and Systems*, vol. 104 no. 9 pp. 2453-2459 Sep. 1985.
- [25] K. Tahata et al., "HVDC circuit breakers for HVDC grid applications," 11th IET International Conference on AC and DC Power Transmission, Birmingham, 2015, pp. 1-9.
- [26] M. Hedayati, D. Jovcic "500A, 900V, Mechanical DC Circuit Breaker Low Voltage Demonstrator for HVDC applications " *ISGT EU*, Sarajevo October 2018
- [27] S. Tokoyoda et al., "DC circuit breakers for HVDC grid applications HVDC and Power Electronics technology and developments," *Cigre Symp Lund* 2015.
- [28] Thomas Ericsson, Magnus Backman and Stefan Halen, "A low loss mechanical HVDC breaker for HVDC Grid applications" *CIGRE Paris 2014*, August 2014, Paper B4-303.
- [29] Sho Tokoyoda at all "Breaking Test for High Voltage DC Circuit Breaker", *CIGRE B4 colloquium*, Winnipeg, Oct 2017
- [30] D Jovcic, A. Jamshidifar and A. Hassanpoor "Control methods for fault current limiting using hybrid HV DC Circuit Breakers", *CIGRE Paris session*, 2018





PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 691714.

8 APPENDIX

8.1 PSCAD MODEL OF TEST CIRCUIT




Figure 8.1 PSCAD model of the test circuit.

8.2 LIST OF COMPONENTS

Table VIII List of component used in the DC CB test circuit

COMPONENT	PEAK STRESS	SELECTED COMPONENT
T1, T2, D	1200V, and 100A	IGBT (T1, T2, and D) 1700V, 300A, SEMiX452GB176HDs SEMiXx2.
T _i	1200V, and 1000A	SKKT273/18E, 1800V, 273 A (9kA for 10ms).
Gate Driver		Board 2S SKYPER 32+SKYPER 32x2
Diode Bridge	1200V, and 100A	1600V, 160A, IXYS VUO160-16NO7, 3-phase Bridge Rectifierx2
Diode Bridge	1000V, and 100A	1000V, 50A single phase Bridge Rectifierx2
Diode	500V, and 50A	600V, 80A single diodex2
Capacitor bank	1200V, and 1000A	Cs, Film Capacitors 590uF 1200 Voltsx12



Inductor	1200V, and 1000A	3.5mH, 30A×1
Transformer	415V, 30kW	Three phase single primary winding and double secondary winding transformer. (415V, 30kW)
Rectifier capacitor	1200V	C _d , Film Capacitors 5uF 1500 Volts×2.
Dc capacitor	1200V	C _{dc} Film Capacitors 20uF 1200 Volts×2.
Load resistor	1200V	Resistors 2.2kΩ, 500W×3 Resistors 47Ω, 2kW×12
Arresters		EPCOS Arrestor 750Vrms EPCOS Arrestor 680Vrms×2
Fuse		Fuse 40A

Table IX List of component used in the control panel

- ON/OFF switch×1
- Push button switch×2
- Digital voltmeter(0-1200V) ×2
- Current meter×1
- LED×3
- 1kΩ Potentiometer×1
- resistor 100Ω ×1, 10kΩ×2, 1kΩ×1
- power supply 3.3V

Table VI List of component used in the voltage sensing card

- LEM LV 25-P ×1
- 22kΩ Resistors, 5W×6
- 120Ω Resistors, 0.5W×1
- Power supply +/-15V (isolated).

Table VII List of component used in the current sensing card

- LEM LA 100-P/SP13 ×2
- LEM HTA 1000-S ×1
- 50Ω Resistors ×1, 100Ω Resistors ×1
- Isolated +/-15V power supply



Table VIII List of component used in the fault detection circuit

- 100Ω×4, 3kΩ×4, 1.5kΩ×4, 10kΩ×4.
- 5kΩ potentiometer×2.
- 15V power supply×1.
- 5V power supply×1.
- LM358N op-amp×1.
- FO Transmitter×4.
- FO driver×2.

Table IX List of component used in the interface board INT1

- Buffer (CD4050BD) ×1
- FO driver (SN75451BD) ×3
- FO Transmitter (HFBR-1521ETZ) ×6
- FO Receiver (HFBR-2521ETZ) ×4
- 47uF Capacitor ×1
- 0.1uF Capacitor×4
- Resistor: 100Ω ×6, 10kΩ×4, 3.9kΩ×4
- Connector: 20pin×1, 2pin×1
- Power supply 5V

Table X List of component used in the interface board INT2

- FO driver (SN75451BD) ×2
- FO Transmitter (HFBR-1521ETZ) ×2
- FO Receiver (HFBR-2521ETZ) ×4
- Mosfet (SI4174DY-T1-GE3)×4
- 47uF Capacitor ×4
- 0.1uF Capacitor×4
- Resistor: 100Ω ×2, 1kΩ ×4, 1.5kΩ ×2, 3kΩ ×2
- Connector: 2pin×2, 2pin×2
- Regulator (7805)×2
- Power supply 15V

Table XV List of component used in the test Hybrid DC CB

COMPONENT	PEAK STRESS	SELECTED COMPONENT
-----------	-------------	--------------------



T1	200V, 50A	600V, 400A IGBT SEMiX402GB066HDs x 1
T2	200V, 500A	600V, 400A IGBT SEMiX402GB066HDs x 4
S1	1500V, 50A	Ultra-Fast Disconnecter x 1
S2	1000V, 500A	EV200HAANA as residual switch x 1
Ldc	1000V, 500A	3.5mH inductor x 1
T2 Arresters	200V, 500A	75vrms B40K75, energy max: 190J x 9
T2 Arresters	50V, 50A	50V V47ZA7P

Table XVI List of component used in the test Mechanical DC CB

Component	Data
S1	3 x Kilovac EV200HAANA
S2	Kilovac EV200HAANA
S3	2 x Thyristor 1600V, 70A VS-70TPS16PBF
C	60 μ F WIMA film capacitor
L	46 μ H,
Ldc	7mH
Rch	50k Ω
Rg	7.5 k Ω
Cg	50nF
Arresters	4x EPCOS B72260B0131K001 (170 Vdc)

8.3 900V CONTACTOR

The datasheet of the contactors used in S1 and S2 is shown below.



**KILOVAC EV200 Series Contactor With 1 Form X (SPST-NO)
Contacts Rated 500+ Amps, 12-900 Vdc**

Product Facts

- Designed to be the smallest, lightest weight, lowest cost sealed contactor in the industry with its current rating (500+A carry, 2000A interrupt at 320VDC)
- Built-in coil economizer — only 1.7W hold power @ 12VDC and it limits back EMF to 0V. Models requiring external economizer also available
- Optional auxiliary contact for easy monitoring of power contact position
- Hermetically sealed — intrinsically safe, operates in explosive/harsh environments with no oxidation or contamination of coil or contacts, during long periods of non-operation
- Versatile coil/power connections
- UL Recognized for the U.S. and Canada (File E208033) All contact ratings & coil versions may not be UL Recognized
- CE marked for EC applications
- AIAQ QS9000 designed, built and approved
- RoHS versions available



EV200 Series Contactor (CZONKA Relay, Type III)

Coil Operating Voltage (Valid Over Temperature Range)			
Voltage (Will Operate)	9-36VDC	32-95VDC	48-95VDC
Voltage (Max.)	36VDC	95VDC	95VDC
Pickup (Close) Voltage Max.	9VDC	32VDC	48VDC
Hold Voltage (Min.)	7.5VDC	22VDC	34VDC
Dropout (Open) Voltage (Min.)	6VDC	18VDC	27VDC
Inrush Current (Max.)	3.8A	1.3A	0.7A
Holding Current (Avg.)	0.13A @ 12V, 0.07A @ 24V	0.03A @ 48V	0.02A @ 72V
Inrush Time (Max.)	130ms	130ms	130ms

Ordering Information

Typical Part Number ► **EV200 A A N A**

Series: EV200 = 500+ Amp, 12-900VDC Contactor

Contact Form:
 A = Normally Open
 H = Normally Open with NO Aux. Contacts
 G = Normally Open with NC Aux. Contacts

Coil Voltage:
 A = 9-36VDC (1 = requires external coil economizer)
 D = 32-95VDC (2 = requires external coil economizer)
 J = 48-95VDC (3 = requires external coil economizer)
 R = 28VDC with Mechanical Economizer

Coil Wire Length:
 A = 15.3 in (390 mm)

Coil Terminal Connector:
 N = None
 C = Molex Mini-fit Jr, 2 Skt, Female 18-24,
 P/N 39-01-2020 & 39-00-0060 +red is pin 1
 (A length only)

Mounting & Power Terminals:
 A = Bottom Mount & Male 10mm x M8 Terminals

Performance Data

Contact Arrangement, Power Contacts — 1 Form A (SPST-NO)
Rated Operating Voltage — 12 - 900 VDC
Continuous (Carry) Current, Typical — 500 A @ 85°C, 400 mcm conductors
Consult Factory for required conductors for higher (500+ A) currents
Make/Break Current at Various Voltages ¹ — See graph next page
Break Current at 320VDC ¹ — 2,000 A, 1 cycle ³
Contact Resistance, Typ. (@200A) — 0.2 mohms
Load Life — See graph next page
Mechanical Life — 1 million cycles
Contact Arrangement, Auxiliary Contacts — 1 Form A (SPST-NO)
Aux. Contact Current, Max. — 2A @ 30VDC / 3A @ 125VAC
Aux. Contact Current, Min. — 100mA @ 8V
Aux. Contact Resistance, Max. — 0.417 ohms @ 30VDC / .150 ohms @ 125VAC
Operate Time @ 25°C — Close (includes bounce), Typ. — 15 ms
 Bounce (after close only), Max. — 7 ms
 Release (includes arcing), Max @ 2000A — 12 ms
Dielectric Withstanding Voltage — 2,200 Vrms @ sea level (leakage <1mA)
Insulation Resistance @ 500VDC — 100 megohms ²
Shock, 11ms 1/2 Sine, Peak, Operating — 20 G
Vibration, Sine, 80-2000Hz., Peak — 20 G
Operating Ambient Temperature — -40°C to +85°C
Weight, Nominal — .95 lb. (.43 kg)

Notes:
¹ Main power contacts
² 50 at end of life
³ Does not meet dielectric & IR after test, 1700 amp for unit with Aux. Contacts



PROMOTiOn – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union’s Horizon 2020 research and innovation programme under grant agreement No 691714.

8.4 PCB LAYOUTS




Figure 8.2 Circuit diagram of interface board1 (INT1).






Figure 8.3 The PCB Layout of INT1. Top layout (Right), Bottom Layer (Left).




Figure 8.4 Circuit diagram of interface board1 (INT1).






Figure 8.5 The PCB Layout of INT2. Top layout (Right), Bottom Layer (Left).





Figure 8.6 The schematic and PCB Layout of interface board 2 for hybrid DC CB.



PROMOTiON – Progress on Meshed HVDC Offshore Transmission Networks

This project has received funding from the European Union's Horizon 2020 research and innovation programme under grant agreement No 691714.

8.5 ARDUINO CONTROL CODE

```

int inPin2 = 2;    // the number of pushbutton pin

int outPin12 = 12; // the number of output pin 12 (DCCB opening)
int outPin13 = 13; // the number of output pin 13 (fire fault thyristor)

int outPin49 = 49; // copy of push button
int outPin51 = 51; // copy of output pin 1
int outPin53 = 53; // copy of output pin 2

long val1; // potentiometer 1
long val2; // potentiometer 2

long timeConst1 = 2000; // time constant 2000 micros
long timeConst2 = 20000; // time constant 20 000 micros

long delay1; // potentiometer 1
long delay2; // potentiometer 2

int reading; // reading from pushbutton
int previous = LOW; // previous reading from pushbutton

unsigned long time = 0; // recorded time when button pressed
unsigned long debounce = 2000; // min time (ms) between two consec tests

void setup() {
  // put your setup code here, to run once:
  pinMode(inPin2, INPUT); // setting pin modes
  pinMode(outPin12, OUTPUT);
  pinMode(outPin13, OUTPUT);
  pinMode(outPin49, OUTPUT);
  pinMode(outPin51, OUTPUT);
  pinMode(outPin53, OUTPUT);
  digitalWrite(outPin12, LOW); // setting output initial values
  digitalWrite(outPin13, LOW);
  digitalWrite(outPin49, LOW);
  digitalWrite(outPin51, LOW);
  digitalWrite(outPin53, LOW);
}

void loop() {
  // put your main code here, to run repeatedly:
  reading = digitalRead(inPin2); // read value from pushbutton (HIGH or LOW)

  val1 = analogRead(A0); // read value from potentiometer 1 (0-1023)
  val2 = analogRead(A1); // read value from potentiometer 2 (0-1023)

  delay1 = timeConst1*val1/1023; // calculate DCCB opening delay in us
  delay2 = timeConst2*val2/1023; // calculate thyristor firing delay in us

  if (reading == HIGH && previous == LOW ) {

digitalWrite(outPin49, HIGH); // pushbutton activated

```



```

if (delay1 >= delay2+500) {
    delayMicroseconds(delay2); // maximum delay is 16 383 microseconds
    digitalWrite(outPin13, HIGH); // send pulse for thyristor switching
    digitalWrite(outPin53, HIGH);
    delayMicroseconds(500); // 0.5 ms thyristor pulse
    digitalWrite(outPin13, LOW);
    digitalWrite(outPin53, LOW);

    delayMicroseconds(delay1-(delay2+500));
    digitalWrite(outPin12, HIGH); // send pulse for DCCB opening
    digitalWrite(outPin51, HIGH);
    delayMicroseconds(500); // 0.5 ms DCCB opening pulse
    digitalWrite(outPin12, LOW);
    digitalWrite(outPin51, LOW);
}
else if (delay1 >= delay2) {
    delayMicroseconds(delay2);
    digitalWrite(outPin13, HIGH);
    digitalWrite(outPin53, HIGH);
    delayMicroseconds(delay1-delay2);
    digitalWrite(outPin12, HIGH);
    digitalWrite(outPin51, HIGH);

    delayMicroseconds(500-(delay1-delay2));
    digitalWrite(outPin13, LOW);
    digitalWrite(outPin53, LOW);
    delayMicroseconds(delay1-delay2);
    digitalWrite(outPin12, LOW);
    digitalWrite(outPin51, LOW);
}
else if (delay2 >= delay1+500) {
    if (delay2 < 15000){
        delayMicroseconds(delay1);
        digitalWrite(outPin12, HIGH);
        digitalWrite(outPin51, HIGH);
        delayMicroseconds(500);
        digitalWrite(outPin12, LOW);
        digitalWrite(outPin51, LOW);

        delayMicroseconds(delay2-delay1-500);
        digitalWrite(outPin13, HIGH);
        digitalWrite(outPin53, HIGH);
        delayMicroseconds(500);
        digitalWrite(outPin13, LOW);
        digitalWrite(outPin53, LOW);
    }
    else {
        delayMicroseconds(delay1);
        digitalWrite(outPin12, HIGH);
        digitalWrite(outPin51, HIGH);
        delayMicroseconds(500);
        digitalWrite(outPin12, LOW);
        digitalWrite(outPin51, LOW);
    }
}

```



```
    delayMicroseconds (15000-delay1-500);
    delayMicroseconds (delay2-15000);
    digitalWrite(outPin13, HIGH);
    digitalWrite(outPin53, HIGH);
    delayMicroseconds (500);
    digitalWrite(outPin13, LOW);
    digitalWrite(outPin53, LOW);
  }
}
else {
  delayMicroseconds (delay1);
  digitalWrite(outPin12, HIGH);
  digitalWrite(outPin51, HIGH);
  delayMicroseconds (delay2-delay1);
  digitalWrite(outPin13, HIGH);
  digitalWrite(outPin53, HIGH);

  delayMicroseconds (500-(delay2-delay1));
  digitalWrite(outPin12, LOW);
  digitalWrite(outPin51, LOW);
  delayMicroseconds (delay2-delay1);
  digitalWrite(outPin13, LOW);
  digitalWrite(outPin53, LOW);
}

digitalWrite(outPin49, LOW); // pushbutton activated
previous = HIGH;
time = millis();
}

if (millis() - time > debounce){
previous = LOW;
}
}
```

